Asymmetrical Switching Loops in Three-Level Voltage Inverters

被引:0
|
作者
Voronin I.P. [1 ]
Voronin P.A. [1 ]
Rozanov Y.K. [2 ]
Kuzin S.Y. [1 ]
机构
[1] Department of Industrial Electronics, National Research University Moscow Power Engineering Institute, Moscow
[2] Department of Electromechanics and Electrical and Electronic Apparatuses, National Research University Moscow Power Engineering Institute, Moscow
基金
俄罗斯基础研究基金会;
关键词
clamping diode; neutral-point-clamped circuit; overvoltage; parasitic inductance; three-level circuit; voltage inverter;
D O I
10.3103/S1068371219030179
中图分类号
学科分类号
摘要
Abstract: This article considers the first-ever Russian hybrid power module design for three-level voltage inverters made with a fixed neutral-point-clamped circuit. The operational features of this circuit are considered from the standpoint of problems characteristic of multichip power microassemblies. One of the main engineering problems in creating a three-level power module is asymmetrical switching loops and the high sensitivity of its circuit to installation inductances. Apart from the task of reducing the parasitic inductance of mounting connections, the additional problems with creating the hybrid three-level module design are dynamic overvoltage restrictions in the key components of the circuit, voltage leveling in the key components of the circuit in static mode, and elimination of unevenness in the heat losses dissipated in the circuit. The characteristics of placing three-level microassemblies in standard low-profile cases are considered. Design configurations with mounting connections based on strip buses with reduced parasitic inductance are presented. The characteristics of applying resonant switching to the three-level circuit are considered for eliminating unevenness in the thermal overheating of the key components. It is shown that the energy of dynamic losses in the three-level system is efficiently reduced by meeting several conditions the main one of which is the possibility of technology control over the parameters of the reactive components of the hybrid design. © 2019, Allerton Press, Inc.
引用
收藏
页码:221 / 228
页数:7
相关论文
共 50 条
  • [1] A randomized voltage vector switching scheme for three-level power inverters
    Lee, CK
    Hui, SYR
    Chung, HSH
    Shrivastava, Y
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2002, 17 (01) : 94 - 100
  • [2] Voltage spectra of three-level inverters
    Halász, S
    2003 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1 AND 2, 2003, : 633 - 638
  • [3] Reduction of switching losses in three-phase three-level voltage source inverters
    Cholewa, Dariusz
    Mazgaj, Witold
    Szular, Zbigniew
    Woszczyna, Bartosz
    2018 14TH SELECTED ISSUES OF ELECTRICAL ENGINEERING AND ELECTRONICS (WZEE), 2018,
  • [4] New soft switching system for three-phase three-level voltage source inverters
    Mazgaj, Witold
    Szular, Zbigniew
    Woszczyna, Bartosz
    2018 20TH EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS (EPE'18 ECCE EUROPE), 2018,
  • [5] Application of SVPWM to Three-Level Voltage and Current Inverters
    Djeghloud, Hind
    Benalla, Hocine
    Bentounsi, Amar
    UPEC: 2009 44TH INTERNATIONAL UNIVERSITIES POWER ENGINEERING CONFERENCE, 2009, : 250 - 254
  • [6] New Modulation Technique for Three-level Interleaved Voltage Source Inverters for Switching Loss Reduction
    Woldegiorgis, Dereje
    Mordi, Kenneth
    Wei, Yuqi
    Mhiesan, Haider
    Mantooth, Alan
    2020 IEEE TRANSPORTATION ELECTRIFICATION CONFERENCE & EXPO (ITEC), 2020, : 303 - 307
  • [7] Reduced switching stress in high-voltage IGBT inverters via a three-level structure
    Brumsickle, WE
    Divan, DM
    Lipo, TA
    APEC '98 - THIRTEENTH ANNUAL APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, VOLS 1 AND 2, 1998, : 544 - 550
  • [8] Voltage spectra of three-level inverters with three-phase modulation
    Halasz, S.
    Varjasi, I.
    IPEMC 2006: CES/IEEE 5TH INTERNATIONAL POWER ELECTRONICS AND MOTION CONTROL CONFERENCE, VOLS 1-3, CONFERENCE PROCEEDINGS, 2006, : 698 - +
  • [9] Vector classification and voltage control in PWM three-level inverters
    Saeedifard, M
    Bakhshai, AR
    PESC 04: 2004 IEEE 35TH ANNUAL POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-6, CONFERENCE PROCEEDINGS, 2004, : 4411 - 4417
  • [10] An algebraic PWM method for three-level voltage source inverters
    Seixas, PF
    Mendes, MAS
    Donoso-Garcia, P
    Lima, AMN
    IAS 2000 - CONFERENCE RECORD OF THE 2000 IEEE INDUSTRY APPLICATIONS CONFERENCE, VOLS 1-5, 2000, : 2177 - 2184