Vertically stacked Si nanostructures for biosensing applications

被引:12
|
作者
Buitrago, Elizabeth [1 ]
Fernandez-Bolanos, M. [1 ]
Ionescu, A. M. [1 ]
机构
[1] Ecole Polytech Fed Lausanne, STI IEL Nanoelect Devices Lab, Nanolab, CH-1015 Lausanne, Switzerland
关键词
ISFET; Silicon nanowire; Fins; Vertically stacked; Biosensor; Sensitivity; Channel; NANOWIRES; SENSORS;
D O I
10.1016/j.mee.2012.03.017
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
High density (7-10 NW/mu m) SiNW arrays of up to 16 nanowires vertically stacked with diameter widths below 20 nm have been successfully fabricated to create highly sensitive 3D FETs for biosensing applications. In order to take advantage of the increased sensing surface area that nanoscale 3D devices offer and improve the mechanical characteristics of the suspended sensing channels, fin-type structures (height/width ratio >1) are also being investigated. The vertical stacking allows higher utilization of the bulk Si. Higher output currents are expected as the number of conduction channels increases. 3D TCAD simulations have been done for up to three channels to investigate different device characteristics to achieve high sensitivities. Both NWs and Fins have been found to offer very high sensitivities through simulations especially for short (2 mu m) channels, low channel doping concentrations (boron: 10(15) cm(-3)), and thin structures (width <30 nm) when applying an external sensing gate potential variation of Delta psi = 90 mV. (C) 2012 Elsevier B.V. All rights reserved.
引用
收藏
页码:345 / 348
页数:4
相关论文
共 50 条
  • [31] GLAD Based Advanced Nanostructures for Diversified Biosensing Applications: Recent Progress
    Yadav, Sarjana
    Senapati, Sneha
    Kumar, Samir
    Gahlaut, Shashank K.
    Singh, Jitendra P.
    BIOSENSORS-BASEL, 2022, 12 (12):
  • [32] Stacked SiGe/Si I/O FinFET device preparation in a vertically stacked gate-all-around technology
    Zhao, Fei
    Li, Yan
    Luo, Huaizhi
    Jia, Xiaofeng
    Zhang, Jiayi
    Mao, Xiaotong
    Li, Yongliang
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2023, 164
  • [33] Vertically-stacked MEMS PM2.5 sensor for wearable applications
    Fahimi, Dorsa
    Mahdavipour, Omid
    Sabino, John
    White, Richard M.
    Paprotny, Igor
    SENSORS AND ACTUATORS A-PHYSICAL, 2019, 299
  • [34] A Novel Vertically Stacked Circular Nanosheet FET for High-Performance Applications
    Kallepelli, Sagar
    Maheshwaram, Satish
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2022, 11 (06)
  • [35] Multiple SiGe/Si layers epitaxy and SiGe selective etching for vertically stacked DRAM
    Kong, Zhenzhen
    Lin, Hongxiao
    Wang, Hailing
    Song, Yanpeng
    Li, Junjie
    Liu, Xiaomeng
    Du, Anyan
    Miao, Yuanhao
    Zhang, Yiwen
    Ren, Yuhui
    Li, Chen
    Yu, Jiahan
    Liu, Jinbiao
    Liu, Jingxiong
    Zhang, Qinzhu
    Gao, Jianfeng
    Li, Huihui
    Wang, Xiangsheng
    Li, Junfeng
    Radamson, Henry H.
    Zhao, Chao
    Ye, Tianchun
    Wang, Guilei
    JOURNAL OF SEMICONDUCTORS, 2023, 44 (12)
  • [36] Multiple SiGe/Si layers epitaxy and SiGe selective etching for vertically stacked DRAM
    Zhenzhen Kong
    Hongxiao Lin
    Hailing Wang
    Yanpeng Song
    Junjie Li
    Xiaomeng Liu
    Anyan Du
    Yuanhao Miao
    Yiwen Zhang
    Yuhui Ren
    Chen Li
    Jiahan Yu
    Jinbiao Liu
    Jingxiong Liu
    Qinzhu Zhang
    Jianfeng Gao
    Huihui Li
    Xiangsheng Wang
    Junfeng Li
    Henry HRadamson
    Chao Zhao
    Tianchun Ye
    Guilei Wang
    Journal of Semiconductors, 2023, 44 (12) : 150 - 157
  • [37] Multiple SiGe/Si layers epitaxy and SiGe selective etching for vertically stacked DRAM
    Zhenzhen Kong
    Hongxiao Lin
    Hailing Wang
    Yanpeng Song
    Junjie Li
    Xiaomeng Liu
    Anyan Du
    Yuanhao Miao
    Yiwen Zhang
    Yuhui Ren
    Chen Li
    Jiahan Yu
    Jinbiao Liu
    Jingxiong Liu
    Qinzhu Zhang
    Jianfeng Gao
    Huihui Li
    Xiangsheng Wang
    Junfeng Li
    Henry H.Radamson
    Chao Zhao
    Tianchun Ye
    Guilei Wang
    Journal of Semiconductors, 2023, (12) : 150 - 157
  • [38] Engineered Vertically Stacked NSFET Charge-Trapping Synapse for Neuromorphic Applications
    Ansari, Md. Hasan Raza
    Navlakha, Nupur
    El-Atab, Nazek
    ACS APPLIED ELECTRONIC MATERIALS, 2023, 5 (12) : 7079 - 7086
  • [39] Vertically Stacked and Independently Controlled Twin-Gate MOSFETs on a Single Si Nanowire
    Li, Xiang
    Chen, Zhixian
    Shen, Nansheng
    Sarkar, Deblina
    Singh, Navab
    Banerjee, Kaustav
    Lo, Guo-Qiang
    Kwong, Dim-Lee
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (11) : 1492 - 1494
  • [40] Fabrication and Optical Property of Vertically-Aligned ZnO/Si Double Nanostructures
    Ko, Yeong Hwan
    Chung, Kwan Soo
    Yu, Jae Su
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2012, 12 (06) : 4570 - 4576