5 GHz 0.25-μm CMOS static frequency divider

被引:0
|
作者
Ding, Jingfeng [1 ]
Wang, Zhigong [1 ]
Qiu, Yinghua [1 ]
Wang, Gui [1 ]
Zhu, En [1 ]
机构
[1] SW Univ, Inst RF & OC ICs, Nanjing 210096, Peoples R China
关键词
frequency divider; latch; CMOS; jitter;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A 5 GHz 2:1 static frequency divider IC was realized in a 0.25-mu m mixed-signal CMOS technology with an f(r) of 18.6 GHz. The divider is based on a Master-slave Toggle Flip-Flop (MSTFF) of Source Coupled FET Logic (SCFL) and a wide band output buffer. The basic circuits and layout strategies to achieve low jitter and high speed are discussed. The measured rms jitter of the output waveform is 1.38 ps at 5 GHz input. The core power dissipation is 5 mW under a 2.5V supply.
引用
收藏
页码:1047 / 1049
页数:3
相关论文
共 50 条
  • [31] A 40-GHz frequency divider in 0.18-μm CMOS technology
    Lee, J
    Razavi, B
    2003 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2003, : 259 - 262
  • [32] 8.5 GHz 1:8 frequency divider in 0.35 μm CMOS technology
    Lu, Jianhua
    Wang, Zhigong
    Tian, Lei
    Chen, Haitao
    Xie, Tingting
    Chen, Zhiheng
    Dong, Yi
    Xie, Shizhong
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2003, 24 (04): : 366 - 369
  • [33] A 0.25-μm 20-dBm 2.4-GHz CMOS power amplifier with an integrated diode linearizer
    Yen, CC
    Chuang, HR
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2003, 13 (02) : 45 - 47
  • [34] A 1.8-v 6-bit 1.3-GHz flash ADC in 0.25-μm CMOS
    Uyttenhove, K
    Steyaert, MSJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (07) : 1115 - 1122
  • [35] A digital receiver architecture for bluetooth in 0.25-μm CMOS technology and beyond
    Neubauer, Andre
    Hammes, Markus
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (09) : 2044 - 2053
  • [36] A 415 MHz direct digital quadrature modulator in 0.25-μm CMOS
    Wu, YL
    Fu, DW
    Willson, A
    PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 287 - 290
  • [37] A 0.25-μm CMOS OPLL transmitter IC for GSM and DCS applications
    Su, PU
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2005, 53 (02) : 462 - 471
  • [38] GSM transceiver front-end circuits in 0.25-μm CMOS
    Swiss Federal Inst of Technology, Zurich, Switzerland
    IEEE J Solid State Circuits, 3 (292-303):
  • [39] A 0.25-μm CMOS low-power up-conversion mixer for 3.1-5 GHz ultra-wideband applications
    Sapone, Giuseppina
    Palmisano, Giuseppe
    PRIME 2006: 2ND CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONIC AND ELECTRONICS, PROCEEDINGS, 2006, : 457 - +
  • [40] A merged 2.5 V and 3.3 V 0.25-μm CMOS technology
    Kizilyalli, IC
    Huang, R
    Hwang, D
    Kane, B
    Ashton, R
    Kuehne, S
    Deng, X
    Twifford, M
    Martin, E
    Shuttleworth, D
    Wittingham, K
    Lytle, S
    Roy, P
    Olmer, L
    Vaidya, H
    Li, F
    Li, X
    Persson, E
    Massengale, A
    Stirling, L
    Chesire, D
    Steiner, K
    Barba, R
    Thoma, MJ
    Cochran, WT
    MICROELECTRONIC DEVICE TECHNOLOGY II, 1998, 3506 : 175 - 181