共 50 条
- [33] Jitter suppressed on-chip clock distribution using package plane cavity resonance 2008 ASIA-PACIFIC SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY AND 19TH INTERNATIONAL ZURICH SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, VOLS 1 AND 2, 2008, : 427 - 430
- [34] A Low-jitter Phase-locked Resonant Clock Generation and Distribution Scheme 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2013, : 487 - 490
- [35] Implementation of low jitter clock distribution using chip-package hybrid interconnection ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2004, : 291 - 294
- [37] MINIMIZING JITTER IN CLOCK EXTRACTION CIRCUITS ELECTRONIC ENGINEERING, 1987, 59 (723): : 45 - &
- [38] A jitter suppression technique for a clock multiplier IEICE TRANSACTIONS ON ELECTRONICS, 2000, E83C (04): : 647 - 651
- [39] The effect of clock jitter on the DR of ΣΔ modulators 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 2009 - +