MINIMIZING JITTER IN CLOCK EXTRACTION CIRCUITS

被引：0
|
作者：
FOSTER, B
机构：
来源：
ELECTRONIC ENGINEERING | 1987年 / 59卷 / 723期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：45 / &
相关论文
共 50 条
  • [1] Minimizing inter-clock coupling jitter
    Hsiao, MF
    Marek-Sadowska, W
    Chen, SJ
    4TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2003, : 333 - 338
  • [2] Minimizing coupling jitter by buffer resizing for coupled clock networks
    Hsiao, MF
    Marek-Sadowska, M
    Chen, SJ
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 509 - 512
  • [3] SAMPLING CLOCK JITTER ESTIMATION AND COMPENSATION IN ADC CIRCUITS
    Towfic, Zaid J.
    Ting, Shang-Kee
    Sayed, Ali H.
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 829 - 832
  • [4] Clock and data recovery circuits with fast acquisition and low jitter
    Zhang, RY
    La Rue, GS
    2004 IEEE WORKSHOP ON MICROELECTRONIC AND ELECTRON DEVICES, 2004, : 48 - 51
  • [5] Clock Jitter Compensation in High-Rate ADC Circuits
    Towfic, Zaid J.
    Ting, Shang-Kee
    Sayed, Ali H.
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2012, 60 (11) : 5738 - 5753
  • [6] Effect of jitter on the settling time of mesochronous clock retiming circuits
    Kadayinti, Naveen
    Budkuley, Amitalok J.
    Baghini, Maryam S.
    Sharma, Dinesh K.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2019, 101 (03) : 623 - 640
  • [7] Effect of jitter on the settling time of mesochronous clock retiming circuits
    Naveen Kadayinti
    Amitalok J. Budkuley
    Maryam S. Baghini
    Dinesh K. Sharma
    Analog Integrated Circuits and Signal Processing, 2019, 101 : 623 - 640
  • [8] On-chip Jitter and Oscilloscope Circuits Using an Asynchronous Sample Clock
    Schaub, J. D.
    Gebara, F. H.
    Nguyen, T. Y.
    Vo, I.
    Pena, J.
    Acharyya, D. J.
    ESSCIRC 2008: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 126 - 129
  • [9] A new phase detector scheme for reducing jitter in clock recovery circuits
    Lee, KY
    Jeong, DK
    IEICE TRANSACTIONS ON ELECTRONICS, 2003, E86C (02) : 224 - 228
  • [10] Modeling of jitter in bang-bang clock and data recovery circuits
    Adrang, Habib
    Ghoreishi, Seyed Saleh
    COMPEL-THE INTERNATIONAL JOURNAL FOR COMPUTATION AND MATHEMATICS IN ELECTRICAL AND ELECTRONIC ENGINEERING, 2013, 32 (03) : 1151 - 1168
12345