An Anti-Power Attacks Implementation of AES Algorithm in ASIC

被引：0

作者：

Yu, Siyang ^{[1
]}

Li, Kenli ^{[1
]}

Qin, Yunchuan ^{[1
]}

Tang, Shaohua ^{[2
]}

机构：

[1] Hunan Univ, Sch Informat Sci & Engn, Changsha 410082, Hunan, Peoples R China

[2] S China Univ Technol, Sch Comp Sci & Engn, Guangzhou 510641, Guangdong, Peoples R China

来源：

2013 IEEE 15TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS & 2013 IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING (HPCC_EUC) | 2013年

关键词：

AES; power analysis; mask; combination logic;

D O I：

10.1109/HPCC.and.EUC.2013.231

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, we apply a protective strategy to the AES encryption algorithm. In order to reduce power consumption and correlation in the process of arithmetic operations, we change the trigger number and location in the hardware implementation by modifying the structure of the algorithm. Through the simulation platform, our Advanced Encryption Standard algorithm can effectively resist the Differential Power Analysis and Correlation power analysis. Compared with the mask and dynamic differential logic, the policy doesn't increase the complexity of the algorithm and the area.

引用

页码：1640 / 1646

页数：7

共 50 条

[1] Research on Anti-power Attack Technology Based on AES Improved Algorithm
Luo, Kai
Liu, Leibo
PROCEEDINGS OF THE 2016 3RD INTERNATIONAL CONFERENCE ON MATERIALS ENGINEERING, MANUFACTURING TECHNOLOGY AND CONTROL, 2016, 67 : 1202 - 1207
[2] Research on a high-order AES mask anti-power attack
Ou, Yu
Li, Lang
IET INFORMATION SECURITY, 2020, 14 (05) : 580 - 586
[3] ASIC Implementation of AES
Shastry, P. V. Sriniwas
Kulkarni, Amruta
Sutaone, Mukul S.
2012 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2012, : 1255 - 1259
[4] Comparative analysis of low power implementation for AES algorithm in ARTIX 7 FPGA & ASIC
Manoj, G.
Jayasingh, J. . Roopa
Divya, P. S.
Saravanan
PRZEGLAD ELEKTROTECHNICZNY, 2023, 99 (06): : 23 - 26
[5] Power-analysis attack on an ASIC AES implementation
Örs, SB
Gürkaynak, F
Oswald, E
Preneel, B
ITCC 2004: INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: CODING AND COMPUTING, VOL 2, PROCEEDINGS, 2004, : 546 - 552
[6] The Optimization of a New Anti-power Analysis Attack Algorithm
Wu Zhen
Wang Min
Chen Yun
Chen Jun
PROCEEDINGS OF 2010 ASIA-PACIFIC YOUTH CONFERENCE ON COMMUNICATION, VOLS 1 AND 2, 2010, : 425 - 429
[7] Power Variance Analysis Breaks a Masked ASIC Implementation of AES
Li, Yang
Sakiyama, Kazuo
Batina, Lejla
Nakatsu, Daisuke
Ohta, Kazuo
2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 1059 - 1064
[8] An AES smart card implementation resistant to power analysis attacks
Herbst, Christoph
Oswald, Elisabeth
Mangard, Stefan
APPLIED CRYPTOGRAPHY AND NETWORK SECURITY, PROCEEDINGS, 2006, 3989 : 239 - 252
[9] A High-Throughput Cost-Effective ASIC Implementation of the AES Algorithm
Cao, Qingfu
Li, Shuguo
2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 805 - +
[10] Implementation of AES Algorithm to Overt Fake Keys against Counter Attacks
Savitha, S.
Yamuna, S.
2016 INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND INFORMATICS (ICCCI), 2016,

← 1 2 3 4 5 →