Development of fine pitch interconnections for 3D integrated circuits

被引：0

作者：

Bana, F. ^{[1
]}

Gamier, A. ^{[1
]}

Bresson, N. ^{[1
]}

Ponthenier, F. ^{[1
,2
]}

Loiodice, P. ^{[1
,2
]}

Cosset, F. ^{[1
,2
]}

Jouve, A. ^{[1
]}

Lattard, D. ^{[1
]}

Cheramy, S. ^{[1
]}

机构：

[1] CEA, LETI, MINATEC Campus,17 Rue Martyrs, F-38054 Grenoble 9, France

[2] STMicroelectronics, 850 Rue Jean Monnet, F-38926 Crolles, France

来源：

2016 6TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC) | 2016年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

As the electronic devices miniaturization roadmap trend is pursuing, 3D technologies have also emerged and appeared as one serious option for the next generation of semiconductors industry. The purpose of this paper is to introduce the complete development of fine pitch microbumps and micropillars for chip to wafer interconnections on 300 mm wafers using industrial tools and with already existing process. Our goal is to use production process and materials to simplify industry transfer. Good morphological and electrical results showed a process robustness that may he suitable for an industrial approach.

引用

页数：6

共 50 条

[41] Thermally robust clocking schemes for 3D integrated circuits
Mondal, Mosin
Ricketts, Andrew J.
Kirolos, Sami
Ragheb, Tamer
Link, Greg
Vijaykrishnan, N.
Massoud, Yehia
2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 1206 - +
[42] Pairing ILVs for Testing Monolithic 3D Integrated Circuits
Gupta, Vivek Kumar
Roy, Surajit Kumar
Giri, Chandan
2018 INTERNATIONAL SYMPOSIUM ON DEVICES, CIRCUITS AND SYSTEMS (ISDCS), 2018,
[43] Vertical MMI Coupler for 3D Photonic Integrated Circuits
Kirita, Ken
Koyama, Fumio
2009 IEEE LEOS ANNUAL MEETING CONFERENCE PROCEEDINGS, VOLS 1AND 2, 2009, : 477 - 478
[44] Repair Techniques for Aged TSVs in 3D Integrated Circuits
Madani, Siroos
Khalil, Kasem
Dey, Bappaditya
Bonton, Devante
Bayoumi, Magdy
2017 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP (HLDVT), 2017, : 53 - 58
[45] 3D Integrated Circuits Show Extreme RF Potential
Delisle, Jean-Jacques
MICROWAVES & RF, 2013, 52 (12) : 40 - +
[46] 3D Integrated Circuits for Lab-on-Chip Applications
Dickerson, Samuel J.
Levitan, Steven P.
Chiarulli, Donald M.
2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 17 - +
[47] Layout based thermal simulations of 3D integrated circuits
Slusarczyk, K
Kaminski, M
Napieralski, A
MODERN PROBLEMS OF RADIO ENGINEERING, TELECOMMUNICATIONS AND COMPUTER SCIENCE, PROCEEDINGS, 2004, : 79 - +
[48] Computer-Aided Design of 3D Integrated Circuits
Sapatnekar, Sachin S.
GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, 2007, : 317 - 317
[49] Radiation Effects in 3D Integrated SOI SRAM Circuits
Gouker, Pascale M.
Tyrrell, Brian
D'Onofrio, Richard
Wyatt, Peter
Soares, Tony
Hu, Weilin
Chen, Chenson
Schwank, James R.
Shaneyfelt, Marty R.
Blackmore, Ewart W.
Delikat, Kelly
Nelson, Marty
McMarr, Patrick
Hughes, Harold
Ahlbin, Jonathan R.
Weeden-Wright, Stephanie
Schrimpf, Ron
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2011, 58 (06) : 2845 - 2854
[50] 3D CAPACITANCE CALCULATION FOR APPLICATION IN INTEGRATED-CIRCUITS
KLOSE, H
SEIDL, A
SVOBODA, M
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1987, 134 (03) : C121 - C121

← 1 2 3 4 5 →