Layout based thermal simulations of 3D integrated circuits

被引:0
|
作者
Slusarczyk, K [1 ]
Kaminski, M [1 ]
Napieralski, A [1 ]
机构
[1] Tech Univ Lodz, Dept Microelect & Comp Sci, Lodz, Poland
关键词
3D thermal simulation; localized heating; ASIC;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
in this paper a three-dimensional (3D) thermal simulations of basic integrated circuit (IC) components are presented. The layout of the real Application Specific Integrated Circuit (ASIC) generated in CAD CADENCE software were loaded into the CFD-ACE environment, where the 3D thermal simulation was done. The influence of many heating points was considered in simulations. Comparison among several cooling conditions was also made and presented in the paper.
引用
收藏
页码:79 / +
页数:2
相关论文
共 50 条
  • [1] Layout based 3D thermal simulations of integrated circuits components
    Slusarczyk, K
    Kaminski, M
    Napieralski, A
    [J]. COMPUTATIONAL SCIENCE - ICCS 2004, PROCEEDINGS, 2004, 3039 : 1029 - 1036
  • [2] Layout based full chip thermal simulations of stacked 3D integrated circuits
    Raman, A
    Turowski, M
    Mar, M
    [J]. ELECTRONIC AND PHOTONIC PACKAGING, ELECTRICAL SYSTEMS AND PHOTONIC DESIGN AND NANOTECHNOLOGY - 2003, 2003, : 159 - 164
  • [3] 3D Integrated Circuits Layout Optimization Game
    Grzesiak-Kopec, Katarzyna
    Nowak, Leszek
    Ogorzalek, Maciej
    [J]. ARTIFICIAL INTELLIGENCE AND SOFT COMPUTING, ICAISC 2017, PT II, 2017, 10246 : 444 - 453
  • [4] Fast Thermal Simulations of Vertically Integrated Circuits (3D ICs) Including Thermal Vias
    Ziabari, Amirkoushyar
    Shakouri, Ali
    [J]. 2012 13TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM), 2012, : 588 - 596
  • [5] Thermal modeling and design of 3D integrated circuits
    Jain, Ankur
    Jones, Robert E.
    Chatterjee, Ritwik
    Pozder, Scott
    Huang, Zhihong
    [J]. 2008 11TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, VOLS 1-3, 2008, : 1139 - 1145
  • [6] Analysis of critical thermal issues in 3D integrated circuits
    Tavakkoli, Fatemeh
    Ebrahimi, Siavash
    Wang, Shujuan
    Vafai, Kambiz
    [J]. INTERNATIONAL JOURNAL OF HEAT AND MASS TRANSFER, 2016, 97 : 337 - 352
  • [7] AlN: An Engineered Thermal Material for 3D Integrated Circuits
    Vaziri, Sam
    Perez, Christopher
    Datye, Isha M.
    Kwon, Heungdong
    Hsu, Chen-Feng
    Chen, Michelle E.
    Noshin, Maliha
    Lee, Tung-Ying
    Asheghi, Mehdi
    Woon, Wei-Yen
    Pop, Eric
    Goodson, Kenneth E.
    Liao, Szuya S.
    Bao, Xinyu
    [J]. ADVANCED FUNCTIONAL MATERIALS, 2024,
  • [8] A Comprehensive Platform for Thermal Studies in TSV-based 3D Integrated Circuits
    Souare, P. M.
    Coudrain, P.
    Colonna, J. P.
    Fiori, V.
    Farcy, A.
    de Crecy, F.
    Borbely, A.
    Ben-Jamaa, H.
    Laviron, C.
    Gallois-Garreignot, S.
    Giraud, B.
    Hotellier, N.
    Franiatte, R.
    Dumas, S.
    Chancel, C.
    Riviere, J. -M.
    Pruvost, J.
    Cheramy, S.
    Tavernier, C.
    Michailos, J.
    Le Pailleur, L.
    [J]. 2014 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2014,
  • [9] High Thermal Conductivity Insulators for Thermal Management in 3D Integrated Circuits
    Koroglu, Cagil
    Pop, Eric
    [J]. IEEE ELECTRON DEVICE LETTERS, 2023, 44 (03) : 496 - 499
  • [10] New Layout Design Methodology for Monolithically Integrated 3D CMOS Logic Circuits Based on Parasitics Engineering
    Tanaka, Chika
    Ikeda, Keiji
    Saitoh, Masumi
    [J]. ESSDERC 2015 PROCEEDINGS OF THE 45TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2015, : 258 - 261