Literal Decomposition for LUT-Oriented Asynchronous Dual-Rail Logic Synthesis

被引:1
|
作者
Lemberski, Igor [1 ]
机构
[1] Balt Int Acad, Dept Informat Technol, LV-1019 Riga, Latvia
关键词
Asynchronous logic; dual-rail function; decomposition; look-up-table;
D O I
10.1142/S0218126615501108
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In the case of the reconfigurable module, the popular logic function implementation is based on the look-up-table (LUT) structure. Once a Boolean network of single-rail n-variable node functions is transformed into a dual-rail one, each variable is represented as two literals: x and its inversion x' and implemented using two separate signals. As a result, (2n + 1)-input LUTs are required for mapping node functions. To reduce the capacity of required LUTs, the literal decomposition method is proposed. It is applied to implement a dual-rail node function using k-input LUTs, n < k < (2n + 1). The literal decomposition over the chosen variable is based on creating two clusters where one of the clusters contains minterms with the literal x of the chosen variable, the other one contains minterms with the literal x'. Functions created based on each cluster minterms depend on less literals number than the original one. The procedure is repeated until the required number of literals is reached. The literal decomposition is used as a post processing of the conventional decomposition procedure. Depending on the logic architecture, different implementations are considered and discussed. The implementation complexity (in terms of LUTs number) for different values n, k is given.
引用
收藏
页数:11
相关论文
共 50 条
  • [1] LUT-oriented dual-rail quasi-delay-insensitive logic synthesis
    Lemberski, I.
    ELECTRONICS LETTERS, 2014, 50 (07) : 503 - 504
  • [2] A Dual-Rail LUT for Reconfigurable Logic using Null Convention Logic
    Yu, Jing
    Beckett, Paul
    GLSVLSI'14: PROCEEDINGS OF THE 2014 GREAT LAKES SYMPOSIUM ON VLSI, 2014, : 261 - 266
  • [3] Dual-rail asynchronous logic multi-level implementation
    Lemberski, Igor
    Fiser, Petr
    INTEGRATION-THE VLSI JOURNAL, 2014, 47 (01) : 148 - 159
  • [4] Comments on "Dual-rail asynchronous logic multi-level implementation"
    Balasubramanian, P.
    INTEGRATION-THE VLSI JOURNAL, 2016, 52 : 34 - 40
  • [5] Rapid single-flux-quantum dual-rail logic for asynchronous circuits
    Maezawa, M
    Kurosawa, I
    Aoyagi, M
    Nakagawa, H
    Kameda, Y
    Nanya, T
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 1997, 7 (02) : 2705 - 2708
  • [6] Asynchronous Adiabatic Design of Full Adder Using Dual-Rail Domino Logic
    Kumar, A. Kishore
    Somasundareswari, D.
    Duraisamy, V.
    Nair, Mithun. G.
    2012 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH (ICCIC), 2012, : 519 - 522
  • [7] Test Methodology for Dual-rail Asynchronous Circuits
    Huang, Kuan-Yen
    Shen, Ting-Yu
    Li, Chien-Mo
    PROCEEDINGS OF THE 2017 54TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2017,
  • [8] Dual-Rail/Single-Rail Hybrid Logic Design for High-Performance Asynchronous Circuit
    Xia, Zhengfan
    Ishihara, Shota
    Hariyama, Masanori
    Kameyama, Michitaka
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012,
  • [9] Dual-rail four-phase asynchronous circuit design based on DCVSPG logic
    Zhong, Xiong-Guang
    Rong, Meng-Tian
    Shanghai Jiaotong Daxue Xuebao/Journal of Shanghai Jiaotong University, 2004, 38 (SUPPL. 2): : 129 - 132
  • [10] Single-polarity dual-rail logic
    Choi, JH
    Hui, GH
    ELECTRONICS LETTERS, 2000, 36 (03) : 205 - 207