Digitally-Assisted Gain Calibration Strategy for Open-Loop Residue Amplifiers in Pipeline ADCs

被引:0
|
作者
Kazeminia, Sarang [1 ]
Soltani, Arcfch [2 ]
机构
[1] Urmia Univ Technol, Dept Elect Engn, Orumiyeh, Iran
[2] Urumi Grad Inst, Dept Microelect Engn, Orumiyeh, Iran
关键词
Open-Loop Residue Amplifier; Gain Calibration; foreground-like Calibration; High-Resolution ADCs;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A digitally-assisted foreground-liked gain calibration mechanism is proposed for open loop residue amplifiers (RAs). Two identical RAs are concurrently used which are in turn corrected for absolute gain value. Although the main RA is disconnected from data path for calibration, however, is replaced by a corrected one and resolves discontinuous conversion in regular foreground methods. A digitally assisted interface, includes inc/dec ACC and DAC, is utilized to store the loop results, even if RA leaves the correction loop. Monte-Carlo analysis for 100 iterations at all corner conditions shows that the correction loop provides ideal gain of 4 with median value of 3.996 and standard deviation of 0.003, while threshold voltages and reference levels experience 25mVolts variations at 3 sigma in Gaussian distribution. Linearity, drops to 9-bit for 50mVolts peak-to-peak variations on residue. Simulations are performed using the BSIM3v3 model of a 0.18 m CMOS technology.
引用
收藏
页码:680 / 683
页数:4
相关论文
共 29 条
  • [1] Digitally-assisted Offset Cancellation Technique for Open Loop Residue Amplifiers in High-resolution and High-speed ADCs
    Kazeminia, Sarang
    Mahdavi, Sina
    Hadidi, Khayrollah
    PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (MIXDES 2016), 2016, : 197 - 202
  • [2] A New Continuous Time Offset and Gain Calibration Strategy for Open-loop Residue Amplifiers of ADC
    Ghasemzadeh, Mehdi
    Makarem, Doma
    2023 30TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM, MIXDES, 2023, : 83 - 87
  • [3] Power optimization for pipelined ADCs with open-loop residue amplifiers
    Zanikopoulos, Athon
    Harpe, Pieter
    Hegt, Hans
    van Roermund, Arthur
    2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 132 - 135
  • [4] A real-time pseudo-background gain calibration strategy for residue amplifiers of pipeline ADCs
    Kazeminia, Sarang
    INTEGRATION-THE VLSI JOURNAL, 2019, 65 : 51 - 73
  • [5] Digital background calibration of pipeline ADC with open-loop gain stage
    Tavassoli, B.
    Shoaei, O.
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5255 - +
  • [6] Design of Interpolated Pipeline ADC Using Low-Gain Open-Loop Amplifiers
    Lee, Hyunui
    Miyahara, Masaya
    Matsuzawa, Akira
    IEICE TRANSACTIONS ON ELECTRONICS, 2013, E96C (06): : 838 - 849
  • [7] A low-power, high-speed open-loop residue amplifier for pipelined ADCs with digital calibration
    Zhana, Hong
    Chen, Guican
    Cheng, Jun
    Jia, Huayu
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 469 - 472
  • [8] POSITIVE FEEDBACK RAISES OPEN-LOOP GAIN OF OPERATIONAL AMPLIFIERS
    JORDAN, JR
    CONTROL, 1967, 11 (106): : 164 - &
  • [9] A new background continuous-time offset cancelation and gain calibration strategy for open-loop residue amplifiers in high-speed and high-resolution ADC's
    Ghasemzadeh, Mehdi
    Hadidi, Khayrollah
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2022, 50 (12) : 4202 - 4218
  • [10] A replica biasing for constant-gain CMOS open-loop amplifiers
    Palmisano, G
    Salerno, R
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A363 - A366