Digitally-Assisted Gain Calibration Strategy for Open-Loop Residue Amplifiers in Pipeline ADCs

被引:0
|
作者
Kazeminia, Sarang [1 ]
Soltani, Arcfch [2 ]
机构
[1] Urmia Univ Technol, Dept Elect Engn, Orumiyeh, Iran
[2] Urumi Grad Inst, Dept Microelect Engn, Orumiyeh, Iran
关键词
Open-Loop Residue Amplifier; Gain Calibration; foreground-like Calibration; High-Resolution ADCs;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A digitally-assisted foreground-liked gain calibration mechanism is proposed for open loop residue amplifiers (RAs). Two identical RAs are concurrently used which are in turn corrected for absolute gain value. Although the main RA is disconnected from data path for calibration, however, is replaced by a corrected one and resolves discontinuous conversion in regular foreground methods. A digitally assisted interface, includes inc/dec ACC and DAC, is utilized to store the loop results, even if RA leaves the correction loop. Monte-Carlo analysis for 100 iterations at all corner conditions shows that the correction loop provides ideal gain of 4 with median value of 3.996 and standard deviation of 0.003, while threshold voltages and reference levels experience 25mVolts variations at 3 sigma in Gaussian distribution. Linearity, drops to 9-bit for 50mVolts peak-to-peak variations on residue. Simulations are performed using the BSIM3v3 model of a 0.18 m CMOS technology.
引用
收藏
页码:680 / 683
页数:4
相关论文
共 29 条
  • [21] A 59.6fsrms Jitter Sub-Sampling PLL With Foreground Open-Loop Gain Calibration
    Yen, Yu-Chi
    Liu, Shen-Iuan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2025, 72 (01) : 73 - 77
  • [22] Design of a low-power high open-loop gain operational amplifier for capacitively-coupled instrumentation amplifiers
    Prasopsin, Pakorn
    Wattanapanitch, Woradorn
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2017, 45 (11) : 1552 - 1575
  • [23] Split-ADC digital background correction of open-loop residue amplifier nonlinearity errors in a 14b pipeline ADC
    McNeill, John A.
    Goluguri, Sanjeev
    Nair, Abhilash
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1237 - 1240
  • [24] A Novel 8 bit Open Loop Residue Amplifier based Pipeline ADC using a Single Fully Differential Current Conveyor and Foreground Calibration
    Balasubramaniam, Harish
    Hofmann, Klaus
    2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
  • [25] A Continuously and Widely Tunable 5 dB-NF 89.5 dB-Gain 85.5 dB-DR CMOS TV Receiver With Digitally-Assisted Calibration for Multi-Standard DBS Applications
    Li, Song-Ting
    Li, Jian-Cheng
    Gu, Xiao-Chen
    Wang, Hong-Yi
    Tang, Ming-Hua
    Zhuang, Zhao-Wen
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (11) : 2762 - 2774
  • [26] Low-power 6-bit 1-GS/s two-channel pipeline ADC with open-loop amplification using amplifiers with local-feedback
    Galhardo, A.
    Goes, J.
    Paulino, N.
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 2258 - +
  • [27] A 13-bit 312.5-MS/s Pipelined SAR ADC With Open-Loop Integrator-Based Residue Amplifier and Gain-Stabilized Integration Time Generation
    Ni, Meng
    Wang, Xiao
    Li, Fule
    Wang, Zhihua
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2021, 29 (07) : 1416 - 1427
  • [28] A 10.3GS/s 6bit (5.1 ENOB at Nyquist) time-interleaved/pipetined ADC using open-loop amplifiers and digital calibration in 90nm CMOS
    Nazemi, Ali
    Grace, Carl
    Lewyn, Lanny
    Kobeissy, Bilal
    Agazzi, Oscar
    Voois, Paul
    Abidin, Cindra
    Eaton, George
    Kargar, Mahyar
    Marquez, Cesar
    Ramprasad, Sumant
    Bollo, Federico
    Posse, Vladimir A.
    Wang, Stephen
    Asmanis, Georgios
    2008 IEEE SYMPOSIUM ON VLSI CIRCUITS, 2008, : 15 - +
  • [29] A 10.3GS/s 6bit (5.1 ENOB at Nyquist) time-interleaved/pipelined ADC using open-loop amplifiers and digital calibration in 90nm CMOS
    Nazemi, Ali
    Grace, Carl
    Lewyn, Lanny
    Kobeissy, Bilal
    Agazzi, Oscar
    Voois, Paul
    Abidin, Cindra
    Eaton, George
    Kargar, Mahyar
    Marquez, Cesar
    Ramprasad, Sumant
    Bollo, Federico
    Posse, Vladimir A.
    Wang, Stephen
    Asmanis, Georgios
    2008 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2008, : 18 - +