共 29 条
- [23] Split-ADC digital background correction of open-loop residue amplifier nonlinearity errors in a 14b pipeline ADC 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1237 - 1240
- [24] A Novel 8 bit Open Loop Residue Amplifier based Pipeline ADC using a Single Fully Differential Current Conveyor and Foreground Calibration 2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
- [26] Low-power 6-bit 1-GS/s two-channel pipeline ADC with open-loop amplification using amplifiers with local-feedback PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 2258 - +
- [28] A 10.3GS/s 6bit (5.1 ENOB at Nyquist) time-interleaved/pipetined ADC using open-loop amplifiers and digital calibration in 90nm CMOS 2008 IEEE SYMPOSIUM ON VLSI CIRCUITS, 2008, : 15 - +
- [29] A 10.3GS/s 6bit (5.1 ENOB at Nyquist) time-interleaved/pipelined ADC using open-loop amplifiers and digital calibration in 90nm CMOS 2008 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2008, : 18 - +