A Reduced Memory AVS Decoder for Compressed HD Video

被引：0

作者：

Nie, Zhengang ^{[1
]}

机构：

[1] Beijing Inst Technol, Sch Informat & Elect, Beijing, Peoples R China

来源：

2018 11TH INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING, BIOMEDICAL ENGINEERING AND INFORMATICS (CISP-BMEI 2018) | 2018年

关键词：

AVS; mobile platform; reduced-memory; HD; video quality;

D O I：

暂无

中图分类号：

R318 [生物医学工程];

学科分类号：

0831 ;

摘要：

In order to cope with the need to decode AVS HD streams on mobile platforms, a new simplified memory decoder design is proposed. Compared to the ad-hoc decoder design, the new reduced memory can directly decode the HD stream to the desired image size while reducing the half memory. The test results show that by using the proposed reduced memory design, the time taken for decoding can be significantly reduced while maintaining good video quality.

引用

页数：5

共 50 条

[31] Object-based indexing of compressed video content: From SD to HD video
Morand, C.
Benois-Pineau, J.
Domenger, J. -Ph.
Mansencal, B.
14TH INTERNATIONAL CONFERENCE ON IMAGE ANALYSIS AND PROCESSING WORKSHOPS, PROCEEDINGS, 2007, : 71 - 76
[32] A Full-HD 60fps AVS/H.264/VC-1/MPEG-2 Video Decoder for Digital Home Applications
Ju, Chi-Cheng
Chang, Yung-Chang
Cheng, Chia-Yun
Wang, Chih-Ming
Lin, Hue-Min
Chen, Chun-Chia
Chiu, Fred
Wang, Sheng-Jen
2011 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2011, : 117 - 120
[33] Reduced-Reference Video Quality Assessment of Compressed Video Sequences
Ma, Lin
Li, Songnan
Ngan, King Ngi
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2012, 22 (10) : 1441 - 1456
[34] A Novel Hardware Architecture With Reduced Internal Memory for Real-Time Extraction of SIFT in an HD Video
Yum, Joohyuk
Lee, Chul-Hee
Kim, Jin-Sung
Lee, Hyuk-Jae
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2016, 26 (10) : 1943 - 1954
[35] Video encoder/decoder architecture for consumer-use HD-DVCRs
Yonsei Univ, Seoul, Korea, Republic of
IEEE Trans Consum Electron, 3 (352-359):
[36] A video encoder/decoder architecture for consumer-use HD-DVCRs
An, SJ
Oh, HC
Lee, TY
Lee, YH
Lee, YS
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1997, 43 (03) : 352 - 359
[37] A video encoder/decoder architecture for consumer-use HD-DVCRs
An, SJ
Oh, HC
Lee, TY
Lee, YH
Kim, JS
Lee, YS
INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 1997 DIGEST OF TECHNICAL PAPERS, 1997, : 54 - 55
[38] A novel hardware/software partitioning for SIMD-based real-time AVS video decoder
Chen, Liwei
Cong, Ming
Huang, Jing
Li, Ling
Liu, Hongwei
Qian, Cheng
MULTIMEDIA TOOLS AND APPLICATIONS, 2014, 71 (03) : 1651 - 1671
[39] A novel hardware/software partitioning for SIMD-based real-time AVS video decoder
Liwei Chen
Ming Cong
Jing Huang
Ling Li
Hongwei Liu
Cheng Qian
Multimedia Tools and Applications, 2014, 71 : 1651 - 1671
[40] Design of Intra Prediction Module in H.264 and AVS Dual Modes Video Decoder Chip
Xu, Shouheng
Xing, Yuelin
Wei, Xianzheng
2011 INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND NETWORK TECHNOLOGY (ICCSNT), VOLS 1-4, 2012, : 635 - 638

← 1 2 3 4 5 →