A 96-dB CMOS Programmable Gain Amplifier for Low-IF GPS Receiver

被引:0
|
作者
Liang, Dongguo [1 ]
Ye, Qing [1 ]
机构
[1] Chinese Acad Sci, Inst Microelect, As & Syst Dept, Beijing, Peoples R China
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A programmable gain amplifier (PGA) was designed for a Low-IF GPS receiver. Linearity method which was based on the differential degeneration and gm boost structure was used in the circuit. Transistors which were working in the sub-threshold region were applied in the built-in DC-Offset correction circuit. This PGA provided a 96-dB digitally controlled gain range with a step of 6-dB, and the overall gain accuracy was 0.03dB. The 3dB bandwidth of the PGA was 300MHz. The noise figure at the maximum gain was 23.7dB. The IIP3 was -5dBm for the minimum gain. The PGA was implemented in a 0.18um CMOS process and approximately occupied 0.097mm2. This PGA consumed 3.5mA at a 1.8V supply.
引用
收藏
页码:104 / 107
页数:4
相关论文
共 50 条
  • [21] Low-voltage low-power CMOS IF programmable gain amplifier
    Calvo, B.
    Celma, S.
    Sanz, M. T.
    IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, 2006, : 276 - +
  • [22] Low-voltage low-power CMOS programmable gain amplifier
    Calvo, B.
    Sanz, M. T.
    Celma, S.
    PROCEEDINGS OF THE 6TH INTERNATIONAL CARIBBEAN CONFERENCE ON DEVICES, CIRCUITS, AND SYSTEMS, 2006, : 101 - +
  • [23] Low-voltage CMOS programmable gain amplifier for UHF applications
    Calvo, B.
    Celma, S.
    Aznar, E.
    Alegre, J. P.
    ELECTRONICS LETTERS, 2007, 43 (20) : 1087 - 1088
  • [24] Low gain error, linear-in-dB variable gain amplifier with programmable gain range and gain steps
    Chen, Chun-Chieh
    Lu, Nan-Ku
    Zeng, Yi-Zhi
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2010, 64 (12) : 1203 - 1206
  • [25] A 64 dB Dynamic Range Programmable Gain Amplifier for Dual Band WLAN 802.11abg IF Receiver in 0.18 μm CMOS Technology
    Delshadpour, Siamak
    2018 31ST IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2018, : 29 - 32
  • [26] A crystal-tolerant fully integrated CMOS low-IF dual-band GPS receiver
    Tarek Elesseily
    Tamer Ali
    Khaled Sharaf
    Analog Integrated Circuits and Signal Processing, 2010, 63 : 143 - 159
  • [27] A crystal-tolerant fully integrated CMOS low-IF dual-band GPS receiver
    Elesseily, Tarek
    Ali, Tamer
    Sharaf, Khaled
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2010, 63 (02) : 143 - 159
  • [28] A 3.8 GHz programmable gain amplifier with a 0.1 dB gain step
    Lin Nan
    Fang Fei
    Hong Zhiliang
    Fang Hao
    JOURNAL OF SEMICONDUCTORS, 2014, 35 (03)
  • [29] A 3.8 GHz programmable gain amplifier with a 0.1 dB gain step
    林楠
    方飞
    洪志良
    方昊
    Journal of Semiconductors, 2014, 35 (03) : 126 - 131
  • [30] A 3.8 GHz programmable gain amplifier with a 0.1 dB gain step
    林楠
    方飞
    洪志良
    方昊
    Journal of Semiconductors, 2014, (03) : 126 - 131