A 96-dB CMOS Programmable Gain Amplifier for Low-IF GPS Receiver

被引:0
|
作者
Liang, Dongguo [1 ]
Ye, Qing [1 ]
机构
[1] Chinese Acad Sci, Inst Microelect, As & Syst Dept, Beijing, Peoples R China
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A programmable gain amplifier (PGA) was designed for a Low-IF GPS receiver. Linearity method which was based on the differential degeneration and gm boost structure was used in the circuit. Transistors which were working in the sub-threshold region were applied in the built-in DC-Offset correction circuit. This PGA provided a 96-dB digitally controlled gain range with a step of 6-dB, and the overall gain accuracy was 0.03dB. The 3dB bandwidth of the PGA was 300MHz. The noise figure at the maximum gain was 23.7dB. The IIP3 was -5dBm for the minimum gain. The PGA was implemented in a 0.18um CMOS process and approximately occupied 0.097mm2. This PGA consumed 3.5mA at a 1.8V supply.
引用
收藏
页码:104 / 107
页数:4
相关论文
共 50 条
  • [1] A CMOS Low-IF programmable gain amplifier with speed-enhanced DC offset cancellation
    Wang, CS
    Huang, PC
    2002 IEEE ASIA-PACIFIC CONFERENCE ON ASIC PROCEEDINGS, 2002, : 133 - 136
  • [2] CMOS Programmable Gain Distributed Amplifier With 0.5-dB Gain Steps
    Hur, Byul
    Eisenstadt, William R.
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2011, 59 (06) : 1552 - 1559
  • [3] A low-IF CMOS simultaneous GPS receiver integrated in a multimode transceiver
    Xu, Yang
    Wang, Kevin
    Pals, Tim
    Hadjichristos, Aristotele
    Sahota, Kamal
    Persico, Charles
    PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 107 - 110
  • [4] High performance differential CMOS LNA design for low-IF GPS receiver
    School of Electronic Information, Wuhan University, Wuhan 430079, China
    不详
    J. Southeast Univ. Engl. Ed., 2009, 1 (26-30):
  • [5] Design of the CMOS low noise amplifier in the GPS receiver
    Mou, SX
    Zhang, NB
    Chen, GC
    2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 831 - 833
  • [6] Linear in dB, sub 0.2 dB gain-step CMOS programmable gain amplifier for ultrasound applications
    Yarallah Koolivand
    Omid Shoaei
    Shahin Jafarabadi-Ashtiani
    Analog Integrated Circuits and Signal Processing, 2017, 93 : 309 - 318
  • [7] Linear in dB, sub 0.2 dB gain-step CMOS programmable gain amplifier for ultrasound applications
    Koolivand, Yarallah
    Shoaei, Omid
    Jafarabadi-Ashtiani, Shahin
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2017, 93 (02) : 309 - 318
  • [8] A low-power 75dB digitally programmable CMOS variable-gain amplifier
    Rahmatian, Behnoosh
    Mirabbasi, Shahriar
    2007 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, 2007, : 522 - 525
  • [9] A Low-IF AGC Amplifier for DSRC Receiver
    Lin, Hung-Wen
    Lin, Wu-Wei
    Lin, Chun-Yen
    2014 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2014, : 5 - 6
  • [10] A Low Power CMOS gm-C Polyphase Filter for Low-IF GPS Receiver
    Delshadpour, Siamak
    2018 25TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2018, : 501 - 504