Non-planar substrate effect on the interface trap capacitance of metal-oxide-semiconductor structures with ultra thin oxides

被引:6
|
作者
Tseng, Po-Hao [1 ]
Hwu, Jenn-Gwo [1 ]
机构
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Dept Elect Engn, Taipei 10617, Taiwan
关键词
ELECTRICAL CHARACTERISTICS; THERMAL-OXIDATION; TUNNELING CURRENT; SILICON; THICKNESS;
D O I
10.1063/1.4761972
中图分类号
O59 [应用物理学];
学科分类号
摘要
Redistribution of interface trap capacitance (Cit) was observed in non-planar substrate metal-oxide-semiconductor (MOS) capacitors with ultra thin oxides. It was found that the behavior of Cit of non-planar substrate MOS capacitors is dependent on the non-planar portion. The non-planar devices exhibit two peaks distribution in Cit due to multiple surfaces effect. A Cit model combining uniform and non-uniform areas effect was proposed for the observation. The non-uniform substrate MOS capacitors exhibit significant non-uniform deep depletion behaviors and degradation in constant voltage stress reliability. (C) 2012 American Institute of Physics. [http://dx.doi.org/10.1063/1.4761972]
引用
收藏
页数:7
相关论文
共 50 条
  • [31] SIMPLE PHYSICAL MODEL FOR SPACE-CHARGE CAPACITANCE OF METAL-OXIDE-SEMICONDUCTOR STRUCTURES
    GROVE, AS
    SAH, CT
    SNOW, EH
    DEAL, BE
    JOURNAL OF APPLIED PHYSICS, 1964, 35 (08) : 2458 - &
  • [32] ESTIMATING OXIDE-TRAP, INTERFACE-TRAP, AND BORDER-TRAP CHARGE-DENSITIES IN METAL-OXIDE-SEMICONDUCTOR TRANSISTORS
    FLEETWOOD, DM
    SHANEYFELT, MR
    SCHWANK, JR
    APPLIED PHYSICS LETTERS, 1994, 64 (15) : 1965 - 1967
  • [33] Resistive Switching in Metal-Oxide-Semiconductor Structures with GeSi Nanoislands on a Silicon Substrate
    Tikhov, S. V.
    Shengurov, V. G.
    Denisov, S. A.
    Antonov, I. N.
    Kruglov, A. V.
    Belov, A. I.
    Filatov, D. O.
    Gorshkov, O. N.
    Mikhailov, A. N.
    TECHNICAL PHYSICS, 2020, 65 (10) : 1668 - 1676
  • [34] Using the Hall effect to measure interface trap densities in silicon carbide and silicon metal-oxide-semiconductor devices
    Saks, NS
    Ancona, MG
    Rendell, RW
    APPLIED PHYSICS LETTERS, 2002, 80 (17) : 3219 - 3221
  • [35] Study On Charge Trap Layers In Charge Trap Metal-Oxide-Semiconductor Field Effect Transistor
    Cho, Seung Su
    Joo, Kyong Hee
    Yeo, In-Seok
    Chung, Ilsub
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2009, 48 (02)
  • [36] Parameters affecting the accuracy of oxide thickness prediction in thin metal-oxide-semiconductor structures
    Mohaidat, JM
    Ahmad-Bitar, RN
    SUPERLATTICES AND MICROSTRUCTURES, 2004, 35 (1-2) : 85 - 94
  • [37] Physical model for trap-assisted inelastic tunneling in metal-oxide-semiconductor structures
    Jiménez-Molinos, F
    Palma, A
    Gámiz, F
    Banqueri, J
    López-Villanueva, JA
    JOURNAL OF APPLIED PHYSICS, 2001, 90 (07) : 3396 - 3404
  • [38] Effects of interface roughness and conducting filaments in metal-oxide-semiconductor tunnel structures
    Ting, DZY
    McGill, TC
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1998, 16 (04): : 2182 - 2187
  • [39] INTERFACE STATE GENERATION ASSOCIATED WITH HOLE TRANSPORT IN METAL-OXIDE-SEMICONDUCTOR STRUCTURES
    BOESCH, HE
    MCLEAN, FB
    JOURNAL OF APPLIED PHYSICS, 1986, 60 (01) : 448 - 449
  • [40] Effects of interface roughness and conducting filaments in metal-oxide-semiconductor tunnel structures
    Ting, D.Z.-Y.
    McGill, T.C.
    Journal of Vacuum Science & Technology B: Microelectronics Processing and Phenomena, 1998, 16 (04):