Simulation Analysis of Narrow Width Effect in Nano Structured Fully Depleted SOI MOSFET

被引：1
|
作者：
Mani, Prashant [1 ]
Pandey, Manoj Kumar [1 ]
机构：
[1] SRM Univ, Ghaziabad 201204, India
来源：
3RD INTERNATIONAL CONFERENCE ON RECENT TRENDS IN COMPUTING 2015 (ICRTC-2015) | 2015年 / 57卷
关键词：
Nano structured; Fully Depleted; Silicon on Insulator; Thresholdvoltage;
D O I：
10.1016/j.procs.2015.07.428
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
This paper is about the analysis of width effect in a narrow channel fully depleted SOT MOSFET. The effect of width variation is observed on threshold voltage of Nano structured Fully Depleted SOT MOSFET. In present analysis variation in narrow channel width and short channel length of the device reduced the threshold voltage The channel conduction is also influence by changing the Tsi and Tox of the proposed device.The Lateral direction engineering is performed during the analysis of NSMOSFET(Nano Structured). (C) 2015 The Authors. Published by Elsevier B.V.
引用
收藏
页码：637 / 641
页数：5
相关论文
共 50 条
  • [11] Compact physical Modeling of fully-depleted SOI MOSFET
    Zebrev, G. I.
    Gorbunov, M. S.
    MICRO- AND NANOELECTRONICS 2005, 2006, 6260
  • [12] Theoretical and experimental study of the substrate effect on the fully depleted SOI MOSFET at low temperatures
    Pavanello, MA
    Martino, JA
    Colinge, JP
    JOURNAL DE PHYSIQUE IV, 1996, 6 (C3): : 67 - 72
  • [13] Theoretical and experimental study of the substrate effect on the fully depleted SOI MOSFET at low temperatures
    Pavanello, M.A.
    Martino, J.A.
    Colinge, J.-P.
    Journal De Physique. IV : JP, 1996, 6 (03): : 67 - 69
  • [14] Performance analysis of fully depleted triple material surrounding gate (TMSG) SOI MOSFET
    P. Suveetha Dhanaselvam
    N. B. Balamurugan
    Journal of Computational Electronics, 2014, 13 : 449 - 455
  • [15] NUMERICAL-ANALYSIS OF SMALL-SIGNAL CHARACTERISTICS OF A FULLY DEPLETED SOI MOSFET
    YANG, PC
    LI, SS
    SOLID-STATE ELECTRONICS, 1993, 36 (07) : 939 - 944
  • [16] Performance analysis of fully depleted triple material surrounding gate (TMSG) SOI MOSFET
    Dhanaselvam, P. Suveetha
    Balamurugan, N. B.
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2014, 13 (02) : 449 - 455
  • [17] Fully-depleted SOI-MOSFET model for circuit simulation and its application to 1/f noise analysis
    Sadachika, N
    Uetsuji, Y
    Kitamaru, D
    Mattausch, HJ
    Miura-Mattausch, M
    Weiss, L
    Feldmann, U
    Baba, S
    SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES 2004, 2004, : 255 - 258
  • [18] An analytical continuous model of a fully depleted SOI MOSFET applicable for CAD
    Jurczak, M
    Jakubowski, A
    1997 21ST INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, VOLS 1 AND 2, 1997, : 351 - 354
  • [19] RF characterisation of fully depleted SOI MOSFET with Si substrate removed
    Chen, CL
    Burns, JA
    Warner, K
    Beard, WT
    ELECTRONICS LETTERS, 2002, 38 (05) : 256 - 257
  • [20] Noise modeling and performance in 0.15 μm fully depleted SOI MOSFET
    Pailloncy, G
    Iniguez, B
    Dambrine, G
    Dehan, M
    Raskin, JP
    Matsuhashi, H
    Delatte, P
    Danneville, F
    NOISE IN DEVICES AND CIRCUITS II, 2004, 5470 : 122 - 130
12345