Simulation Analysis of Narrow Width Effect in Nano Structured Fully Depleted SOI MOSFET

被引：1
|
作者：
Mani, Prashant [1 ]
Pandey, Manoj Kumar [1 ]
机构：
[1] SRM Univ, Ghaziabad 201204, India
来源：
3RD INTERNATIONAL CONFERENCE ON RECENT TRENDS IN COMPUTING 2015 (ICRTC-2015) | 2015年 / 57卷
关键词：
Nano structured; Fully Depleted; Silicon on Insulator; Thresholdvoltage;
D O I：
10.1016/j.procs.2015.07.428
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
This paper is about the analysis of width effect in a narrow channel fully depleted SOT MOSFET. The effect of width variation is observed on threshold voltage of Nano structured Fully Depleted SOT MOSFET. In present analysis variation in narrow channel width and short channel length of the device reduced the threshold voltage The channel conduction is also influence by changing the Tsi and Tox of the proposed device.The Lateral direction engineering is performed during the analysis of NSMOSFET(Nano Structured). (C) 2015 The Authors. Published by Elsevier B.V.
引用
收藏
页码：637 / 641
页数：5
相关论文
共 50 条
  • [1] Simulation and analysis of fully depleted strained-Si SOI MOSFET
    Jing, Liu
    Yong, Gao
    Huang Yuan-Yuan
    2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, : 143 - 145
  • [2] Narrow-Width Effects on a Body-Tied Partially Depleted SOI MOSFET
    Valentin, Raphael
    Bertrand, Guillaume
    Puget, Sophie
    Scheer, Patrick
    Juge, Andre
    Jaouen, Herve
    Raynaud, Christine
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (11) : 3793 - 3800
  • [3] A unified analytical fully depleted and partially depleted SOI MOSFET model
    Jang, SL
    Huang, BR
    Ju, JJ
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (09) : 1872 - 1876
  • [4] Systematic yield simulation methodology applied to fully-depleted SOI MOSFET process
    Miura, N
    Hayashi, H
    Fukuda, K
    Nishi, K
    IEICE TRANSACTIONS ON ELECTRONICS, 2000, E83C (08) : 1288 - 1294
  • [5] ANALYSIS OF CURRENT-VOLTAGE CHARACTERISTICS OF FULLY DEPLETED SOI MOSFET(S)
    YANG, PC
    LI, SS
    SOLID-STATE ELECTRONICS, 1993, 36 (05) : 685 - 692
  • [6] A physically based compact device model for fully depleted and nearly fully depleted SOI MOSFET
    Banna, SR
    Chan, PCH
    Chan, M
    Ko, PK
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (11) : 1914 - 1923
  • [7] Simulation analysis of thick film fully depleted SOI MOSFET implemented by anti-doped silicon island
    Yang, Sheng-Qi
    He, Jin
    Huang, Ru
    Zhang, Xing
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2002, 30 (11): : 1605 - 1608
  • [8] Stability and reliability of fully-depleted SOI MOSFET's
    Tsuchiya, T
    MICROELECTRONIC DEVICE AND MULTILEVEL INTERCONNECTION TECHNOLOGY II, 1996, 2875 : 16 - 27
  • [9] Diffusion-drift model of fully depleted SOI MOSFET
    Zebrev, G. I.
    Gorbunov, M. S.
    2006 25TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2006, : 545 - +
  • [10] Compact Modeling for Submicron Fully Depleted SOI MOSFET's
    Remmouche, R.
    Boutaoui, N.
    Bouridah, H.
    ACTA PHYSICA POLONICA A, 2012, 121 (01) : 190 - 192
12345