A Retention-Aware Multilevel Cell Phase Change Memory Program Evaluation Metric

被引：6

作者：

Khwa, Win-San ^{[1
,2
]}

Chang, Meng-Fan ^{[2
]}

Wu, Jau-Yi ^{[1
]}

Lee, Ming-Hsiu ^{[1
]}

Su, Tzu-Hsiang ^{[1
]}

Wang, Tien-Yen ^{[1
]}

Li, Hsiang-Pang ^{[1
]}

BrightSky, Matthew ^{[3
]}

Kim, SangBum ^{[3
]}

Lung, Hsiang-Lan ^{[1
]}

Lam, Chung ^{[3
]}

机构：

[1] Macronix Int Co Ltd, Hsinchu 30078, Taiwan

[2] Natl Tsing Hua Univ, Hsinchu 30013, Taiwan

[3] IBM TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA

来源：

IEEE ELECTRON DEVICE LETTERS | 2016年 / 37卷 / 11期

关键词：

Phase change memory; multiple-level cell; programming scheme; resistance drift; RELAXATION; RESISTANCE; DRIFT;

D O I：

10.1109/LED.2016.2614513

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Multilevel cell (MLC) phase change memory (PCM) offers many potential advantages in scalability, bit-alterability, non-volatility, and high program speed. While many program approaches had been proposed, they were usually evaluated in energy, delay, or energy-delay product (EDP). These metrics, however, often overlook the data integrity maintenance (DIM) overhead caused by the resistance drift (R-drift) phenomenon in the MLC PCM. This letter proposes a programmaintenance (PM) metric, which is a modified EDP metric with DIM consideration. Furthermore, we evaluated the PM metric of various pulse shapes in iterative program-verify scheme. From the measured data of a 128M-cell MLC PCM chip, we showed that the PM metric of optimized pulse shape is better than those of the conventional SET and RESET pulse shapes up to 86.7%.

引用

页码：1422 / 1425

页数：4

共 50 条

[21] A Framework for Reliability Assessment in Multilevel Phase-Change Memory
Pozidis, H.
Papandreou, N.
Sebastian, A.
Mittelholzer, T.
BrightSky, M.
Lam, C.
Eleftheriou, E.
2012 4TH IEEE INTERNATIONAL MEMORY WORKSHOP (IMW), 2012,
[22] Hybrid Program Algorithm Enables Significant Reduction in Write Latency and Power Consumption for Multilevel Phase Change Memory
Wu, Qingyu
Xie, Chenchen
Li, Xi
Chen, Houpeng
Xie, Li
Wang, Qian
Sui, Zhenchao
Song, Sannian
Song, Zhitang
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (08) : 4145 - 4149
[23] Robust Simulations of Nanoscale Phase Change Memory: Dynamics and Retention
Ding, Feilong
Dong, Deqi
Chen, Yihan
Lin, Xinnan
Zhang, Lining
NANOMATERIALS, 2021, 11 (11)
[24] DATA RETENTION CHARACTERIZATION OF PHASE-CHANGE MEMORY ARRAYS
Gleixner, B.
Pirovano, A.
Sarkar, J.
Ottogalli, F.
Tortorelli, E.
Tosi, M.
Bez, R.
2007 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 45TH ANNUAL, 2007, : 542 - +
[25] Intrinsic retention statistics in phase change memory (PCM) arrays
Rizzi, M.
Ciocchini, N.
Montefiori, A.
Ferro, M.
Fantini, P.
Lacaita, A. L.
Ielmini, D.
2013 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2013,
[26] Investigating the Polarity Dependence of Multilevel Cell Operation in Conventional Mushroom Phase-Change Memory Cells
Yadav, Aakash
Lim, Dong-Hyeok
Jeong, Hongsik
PHYSICA STATUS SOLIDI-RAPID RESEARCH LETTERS, 2023, 18 (10):
[27] Drift-Invariant Detection for Multilevel Phase-Change Memory
Stanisavljevic, Milos
Mittelholzer, Thomas
Papandreou, Nikolaos
Parnell, Thomas
Pozidis, Haralampos
2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
[28] Multilevel storage in lateral phase-change memory by promotion of nanocrystallization
Yin, You
Hosaka, Sumio
MICROELECTRONIC ENGINEERING, 2011, 88 (08) : 2794 - 2796
[29] Estimation of amorphous fraction in multilevel phase-change memory cells
Papandreou, N.
Pantazi, A.
Sebastian, A.
Eleftheriou, E.
Breitwisch, M.
Lam, C.
Pozidis, H.
SOLID-STATE ELECTRONICS, 2010, 54 (09) : 991 - 996
[30] Controlled promotion of crystallization for application to multilevel phase-change memory
Yin, You
Hosaka, Sumio
APPLIED PHYSICS LETTERS, 2012, 100 (25)

← 1 2 3 4 5 →