Implementing Dynamic Reconfigurable CNN-based Full-Adder

被引：0
|
作者：
Liu, Yanyi [1 ,2 ]
Liu, Wenbo [1 ]
Yuan, Xiaozheng [1 ]
Chen, Guanrong [3 ]
机构：
[1] Nanjing Univ Aeronaut & Astronaut, Dept Automat, Nanjing, Jiangsu, Peoples R China
[2] Nnajing Forestry Univ, Coll Informat Sci & Technol, Nanjing, Jiangsu, Peoples R China
[3] City Univ Hong Kong, Dept Elect Engn, Hong Kong, Hong Kong, Peoples R China
来源：
2012 13TH INTERNATIONAL WORKSHOP ON CELLULAR NANOSCALE NETWORKS AND THEIR APPLICATIONS (CNNA) | 2012年
关键词：
CELLULAR NEURAL-NETWORKS; LOGIC; AUTOMATA;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents a new approach to implement the dynamic reconfigurable logical systems based on Cellular Neural Networks (CNN), comparing with utilizing the chaos computing system, which is easier to implement in engineering applications and more stable. We provided and experimentally demonstrated the basic principle for obtaining a full-adder by using uncoupled CNN cells. The actual circuit to implementing the full-adder and transforming from adder to subtractor also has been presented.
引用
收藏
页数：5
相关论文
共 50 条
  • [1] ADAPTO: full-adder based reconfigurable architecture for bit level operations
    Cardarilli, G. C.
    Di Nunzio, L.
    Re, M.
    Nannarelli, Alberto
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 3434 - +
  • [2] A full-adder based on reconfigurable DNA-hairpin inputs and DNAzyme computing modules
    Orbach, Ron
    Wang, Fuan
    Lioubashevski, Oleg
    Levine, R. D.
    Remacle, Francoise
    Willner, Itamar
    CHEMICAL SCIENCE, 2014, 5 (09) : 3381 - 3387
  • [3] Reconfigurable photonic full-adder and full-subtractor based on three-input XOR gate and logic minterms
    Lei, L.
    Dong, J.
    Zhang, Y.
    He, H.
    Yu, Y.
    Zhang, X.
    ELECTRONICS LETTERS, 2012, 48 (07) : 399 - U139
  • [4] A Semiparallel Full-Adder in IMPLY Logic
    Rohani, Shokat Ganjeheizadeh
    Taherinejad, Nima
    Radakovits, David
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (01) : 297 - 301
  • [5] A Semiparallel Full-Adder in IMPLY Logic
    Rohani, Shokat Ganjeheizadeh
    TaheriNejad, Nima
    Radakovits, David
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [6] A Novel Robust QCA Full-adder
    Hashemi, S.
    Navi, K.
    5TH INTERNATIONAL BIENNIAL CONFERENCE ON ULTRAFINE GRAINED AND NANOSTRUCTURED MATERIALS, UFGNSM15, 2015, 11 : 376 - 380
  • [7] An Improved Algorithm for IMPLY Logic Based Memristive Full-Adder
    Rohani, Shokat Ganjeheizadeh
    TaheriNejad, Nima
    2017 IEEE 30TH CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2017,
  • [8] A General Method of Constructing the Reversible Full-adder
    Ni, Lihui
    Guan, Zhijin
    Zhu, Wenying
    2010 THIRD INTERNATIONAL SYMPOSIUM ON INTELLIGENT INFORMATION TECHNOLOGY AND SECURITY INFORMATICS (IITSI 2010), 2010, : 109 - 113
  • [9] Synchronous Full-Adder based on Complementary Resistive Switching Memory Cells
    Zhang, Y.
    Deng, E. Y.
    Klein, J. O.
    Querlioz, D.
    Ravelosona, D.
    Chappert, C.
    Zhao, W. S.
    Moreau, M.
    Portal, J. M.
    Bocquet, M.
    Aziza, H.
    Deleruyelle, D.
    Muller, C.
    2013 IEEE 11TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2013,
  • [10] HIGH-SPEED FULL-ADDER CIRCUIT
    FURLAN, J
    ELECTRONIC ENGINEERING, 1979, 51 (627): : 21 - 21
12345