Hitachi's 32-bit RISC hits #1

被引：0
|
作者：
Weiss, R
机构：
来源：
COMPUTER DESIGN | 1996年 / 35卷 / 04期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：28 / +
页数：1
相关论文
共 50 条
  • [41] BUILDING-BLOCKS YIELD FAST 32-BIT RISC MACHINES
    CASE, B
    [J]. COMPUTER DESIGN, 1985, 24 (07): : 111 - &
  • [42] SPARCLITE INTEGRATES 32-BIT RISC PROCESSOR WITH DATA AND INSTRUCTION CACHES AND DMA
    WEISS, R
    [J]. EDN, 1993, 38 (15) : 129 - 129
  • [43] FLEXIBLE ARCHITECTURE LETS 32-BIT RISC PROCESSOR SATISFY MULTIMEDIA APPLICATIONS
    FLETCHER, P
    [J]. ELECTRONIC DESIGN, 1994, 42 (22) : 40 - 42
  • [44] Instruction Decoder Module Design of 32-bit RISC CPU Based on MIPS
    Xiang YunZhu
    Ding YueHua
    [J]. SECOND INTERNATIONAL CONFERENCE ON GENETIC AND EVOLUTIONARY COMPUTING: WGEC 2008, PROCEEDINGS, 2008, : 347 - 351
  • [45] I960 32-BIT RISC UPS PERFORMANCE, DROPS POWER
    WEISS, R
    [J]. COMPUTER DESIGN, 1994, 33 (07): : 116 - 117
  • [46] ARM7 compatible 32-bit RISC processor design and verification
    Jeong, GY
    Park, JS
    Jo, HW
    Yoon, BW
    Lee, MJ
    [J]. KORUS 2005, PROCEEDINGS, 2005, : 607 - 610
  • [47] MULTIBUS-BASED RISC BRINGS 32-BIT POWER TO THE BOARD LEVEL
    WEISS, R
    [J]. ELECTRONIC DESIGN, 1984, 32 (26) : 42 - &
  • [48] 32-bit RISC CPU Based on MIPS Instruction Fetch Module Design
    Yi, Kui
    Ding, Yue-Hua
    [J]. FIRST IITA INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, PROCEEDINGS, 2009, : 754 - 760
  • [49] Thumb: Reducing the cost of 32-bit RISC performance in portable and consumer applications
    Goudge, L
    Segars, S
    [J]. DIGEST OF PAPERS: COMPCON SPRING 96, FORTY-FIRST IEEE COMPUTER SOCIETY INTERNATIONAL CONFERENCE - INTELLECTUAL LEVERAGE, 1996, : 176 - 181
  • [50] The research on optimization techniques of 32-bit floating-point RISC microprocessor
    Sun, HJ
    Shao, ZB
    Zou, G
    Zhao, N
    [J]. Proceedings of 2005 IEEE International Workshop on VLSI Design and Video Technology, 2005, : 63 - 66
12345