A 1.5V 8-bit low-power self-calibrating high-speed folding ADC

被引：0
|
作者：
Movahedian, H [1 ]
Bakhtiar, S [1 ]
机构：
[1] Sharif Univ Technol, Dept Elect Engn, Tehran, Iran
来源：
2005 PhD Research in Microelectronics and Electronics, Vols 1 and 2, Proceedings | 2005年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
An 8-bit High-speed folding/interpolating ADC is presented. Designed in 0.18 mu m CMOS technology, the ADC dissipates only 50mW from a single 1.5V supply. A novel technique based on using both N and P folding cells is used to widen the input range and a self-calibration technique based on using Trimmable MOSFETs is employed to improve the static and dynamic performance.
引用
收藏
页码：33 / 36
页数：4
相关论文
共 50 条
  • [41] Design of Low-Power High-Speed 8 Bit CMOS Current Steering DAC for AI Applications
    Krishna, Banoth
    Gill, Sandeep Singh
    Kumar, Amod
    INTERNATIONAL JOURNAL OF SOFTWARE SCIENCE AND COMPUTATIONAL INTELLIGENCE-IJSSCI, 2022, 14 (01):
  • [42] 1.5V high-speed electrostatic discharge free BiCMOS digital circuit
    Yeo, KS
    Rofail, SS
    ELECTRONICS LETTERS, 1998, 34 (13) : 1306 - 1307
  • [43] HIGH-SPEED 8-BIT A-D CONVERTER BASED ON A GRAY-CODE MULTIPLE FOLDING CIRCUIT
    FIEDLER, U
    SEITZER, D
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1979, 14 (03) : 547 - 551
  • [44] A HIGH-SPEED CMOS 8-BIT FLASH A/D CONVERTER IC
    OGAWARA, T
    YUKAWA, A
    SUGAWARA, M
    WATANABE, T
    KUNIMASA, K
    YAMAZAKI, T
    NEC RESEARCH & DEVELOPMENT, 1985, (78): : 91 - 96
  • [45] An 8-bit 19 MS/s low-power 0.35 μm CMOS pipelined ADC for DVB-H
    Palomo, B.
    Munoz, F.
    Carvajal, R. G.
    Garcia, J. R.
    Marquez, F.
    INTEGRATION-THE VLSI JOURNAL, 2012, 45 (02) : 222 - 227
  • [46] A 1.8-V 1.6-GSample/s 8-b self-calibrating folding ADC with 7.26 ENOB at Nyquist frequency
    Taft, RC
    Menkus, CA
    Tursi, MR
    Hidri, O
    Pons, V
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (12) : 2107 - 2115
  • [47] A 1.8V 1.6GS/s 8b self-calibrating folding ADC with 7.26 ENOB at nyquist frequency
    Taft, R
    Menkus, C
    Tursi, MR
    Hidri, O
    Pons, V
    2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 : 252 - 253
  • [48] High-Speed Low-Power Decimation Filter for Wideband Delta-Sigma ADC
    Xie, Yi
    Zhang, Minglei
    Wei, Baoyue
    Fan, Xiaohua
    2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 591 - 594
  • [49] A Low-Power Hybrid ADC Architecture for High-Speed Medium-Resolution Applications
    Zahrai, Seyed Alireza
    Onabajo, Marvin
    2015 IEEE 58TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2015,
  • [50] Automatic technique of distortion compensation in resistor ladder for high-speed and low-power ADC
    Yoshimura, Wataru
    Ohhata, Kenichi
    IEICE ELECTRONICS EXPRESS, 2014, 11 (11):
12345