A 1.5V 8-bit low-power self-calibrating high-speed folding ADC

被引：0
|
作者：
Movahedian, H [1 ]
Bakhtiar, S [1 ]
机构：
[1] Sharif Univ Technol, Dept Elect Engn, Tehran, Iran
来源：
2005 PhD Research in Microelectronics and Electronics, Vols 1 and 2, Proceedings | 2005年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
An 8-bit High-speed folding/interpolating ADC is presented. Designed in 0.18 mu m CMOS technology, the ADC dissipates only 50mW from a single 1.5V supply. A novel technique based on using both N and P folding cells is used to widen the input range and a self-calibration technique based on using Trimmable MOSFETs is employed to improve the static and dynamic performance.
引用
收藏
页码：33 / 36
页数：4
相关论文
共 50 条
  • [21] Low voltage low power 8-bit folding/interpolating ADC with rail-to-rail input range
    Hamid Movahedian Attar
    Mehrdad Sharif Bakhtiar
    Analog Integrated Circuits and Signal Processing, 2009, 61 : 181 - 189
  • [22] Design of an embedded low-power 8-bit microcontroller
    Zhao, Yi-Qiang
    Liu, Chang-Long
    Yan, Xin-Wen
    Tianjin Daxue Xuebao (Ziran Kexue yu Gongcheng Jishu Ban)/Journal of Tianjin University Science and Technology, 2010, 43 (12): : 1098 - 1102
  • [23] A low voltage low power 8-bit folding/interpolating ADC with rail-to-rail input range
    Movahedian, H
    Azin, M
    Bakhtiar, MS
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 77 - 80
  • [24] HIGH-SPEED 8-BIT PROGRAMMABLE PULSE COUNTER
    GONGADZE, AS
    NIZAMUTDINOV, ZG
    INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1988, 31 (06) : 1473 - 1474
  • [25] AN 8-BIT HIGH-SPEED CMOS A/D CONVERTER
    KUMAMOTO, T
    NAKAYA, M
    HONDA, H
    ASAI, S
    AKASAKA, Y
    HORIBA, Y
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (06) : 976 - 982
  • [26] A 1.8-V 12-bit Self-Calibrating SAR ADC with a Novel Comparator
    Deng, Chenxi
    Zhao, Long
    Zheng, Hui
    Cheng, Yuhua
    PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
  • [27] Monolithic low-power 16b 1MWSample/s self-calibrating pipeline ADC
    Mayes, MK
    Chin, SW
    1996 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 1996, 39 : 312 - 313
  • [28] Pipelining method for low-power and high-speed SAR ADC design
    Ziba Fazel
    Saeed Saeedi
    Mojtaba Atarodi
    Analog Integrated Circuits and Signal Processing, 2016, 87 : 353 - 368
  • [29] Pipelining method for low-power and high-speed SAR ADC design
    Fazel, Ziba
    Saeedi, Saeed
    Atarodi, Mojtaba
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2016, 87 (03) : 353 - 368
  • [30] A 1.5V CMOS high-speed 16-bit÷8-bit divider using the quotient-select architecture and true-single-phase bootstrapped dynamic circuit techniques suitable for low-voltage VLSI
    Yeh, CC
    Lou, JH
    Kuo, JB
    40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 366 - 369
12345