Experiences with the Sparse Matrix-Vector Multiplication on a Many-core Processor

被引：1

作者：

Pichel, Juan C. ^{[1
]}

Rivera, Francisco F. ^{[1
]}

机构：

[1] Univ Santiago de Compostela, Ctr Invest Tecnol Informac CITIUS, Santiago De Compostela, Spain

来源：

2012 IEEE 26TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS & PHD FORUM (IPDPSW) | 2012年

关键词：

many-core; sparse matrix; performance; power efficiency;

D O I：

10.1109/IPDPSW.2012.17

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

Industry is moving towards many-core processors, which are expected to consist of tens or even hundreds of cores. One of these future processors is the 48-core experimental processor Single-Chip Cloud Computer (SCC). The SCC was created by Intel Labs as a platform for many-core research. The characteristics of this system turns it into a big challenge for researchers in order to extract performance from such complex architecture. In this work we study and explore the behavior of an irregular application such as the Sparse Matrix-Vector multiplication (SpMV) on the SCC processor. An evaluation in terms of performance and power efficiency is provided. Our experiments give some key insights that can serve as guidelines for the understanding and optimization of the SpMV kernel on this architecture. Furthermore, a comparison of the SCC processor with several leading multicore processors and GPUs is performed.

引用

下载

页码：7 / 15

页数：9

共 50 条

[21] Sparse matrix-vector multiplication design on FPGAs
Sun, Junqing
Peterson, Gregory
Storaasli, Olaf
FCCM 2007: 15TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2007, : 349 - +
[22] Node aware sparse matrix-vector multiplication
Bienz, Amanda
Gropp, William D.
Olson, Luke N.
JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2019, 130 : 166 - 178
[23] STRUCTURED SPARSE MATRIX-VECTOR MULTIPLICATION ON A MASPAR
DEHN, T
EIERMANN, M
GIEBERMANN, K
SPERLING, V
ZEITSCHRIFT FUR ANGEWANDTE MATHEMATIK UND MECHANIK, 1994, 74 (06): : T534 - T538
[24] Performance Aspects of Sparse Matrix-Vector Multiplication
Simecek, I.
ACTA POLYTECHNICA, 2006, 46 (03) : 3 - 8
[25] Sparse matrix-vector multiplication -: Final solution?
Simecek, Ivan
Tvrdik, Pavel
PARALLEL PROCESSING AND APPLIED MATHEMATICS, 2008, 4967 : 156 - 165
[26] On improving the performance of sparse matrix-vector multiplication
White, JB
Sadayappan, P
FOURTH INTERNATIONAL CONFERENCE ON HIGH-PERFORMANCE COMPUTING, PROCEEDINGS, 1997, : 66 - 71
[27] Runtime Adaptive Matrix Multiplication for the SW26010 Many-Core Processor
Wu, Zheng
Li, Mingfan
Chi, Mengxian
Xu, Le
An, Hong
IEEE ACCESS, 2020, 8 : 156915 - 156928
[28] Performance-Portable Sparse Matrix-Matrix Multiplication for Many-Core Architectures
Deveci, Mehmet
Trott, Christian
Rajamanickam, Sivasankaran
2017 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), 2017, : 693 - 702
[29] Optimizing massively parallel sparse matrix computing on ARM many-core processor
Zheng, Jiang
Jiang, Jiazhi
Du, Jiangsu
Huang, Dan
Lu, Yutong
PARALLEL COMPUTING, 2023, 117
[30] Adaptive sparse matrix representation for efficient matrix-vector multiplication
Zardoshti, Pantea
Khunjush, Farshad
Sarbazi-Azad, Hamid
JOURNAL OF SUPERCOMPUTING, 2016, 72 (09): : 3366 - 3386

← 1 2 3 4 5 →