Will monolithic 3D IC technology become a real competitor to 3DIC with TSV?

被引:0
|
作者
Garrou, Phil
机构
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:9 / 9
页数:1
相关论文
共 50 条
  • [31] Multi-Layer Adaptive Power Management Architecture for TSV 3DIC Applications
    Chang, Ming-Hung
    Hsieh, Wei-Chih
    Wu, Pei-Chen
    Chuang, Ching-Te
    Chen, Kuan-Neng
    Wang, Chen-Chao
    Ting, Chun-Yen
    Chen, Kua-Hua
    Chiu, Chi-Tsung
    Tong, Ho-Ming
    Hwang, Wei
    2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 1179 - 1185
  • [32] SET Characterization in Logic Circuits Fabricated in a 3DIC Technology
    Gouker, Pascale M.
    Tyrrell, Brian
    Renzi, Matthew
    Chen, Chenson
    Wyatt, Peter
    Ahlbin, Jonathan R.
    Weeden-Wright, Stephanie
    Atkinson, Nick M.
    Gaspard, Nelson J.
    Bhuva, Bharat L.
    Massengill, Lloyd W.
    Zhang, Enxia
    Schrimpf, R.
    Weller, Robert A.
    King, Michael P.
    Gadlage, Matthew J.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2011, 58 (06) : 2555 - 2562
  • [33] Routability in 3D IC Design: Monolithic 3D vs. Skybridge 3D CMOS
    Shi, Jiajun
    Li, Mingyu
    Khasanvis, Santosh
    Rahman, Mostafizur
    Moritz, Csaba Andras
    PROCEEDINGS OF THE 2016 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH), 2016, : 145 - 150
  • [34] Match-making for Monolithic 3D IC: Finding the Right Technology Node
    Chang, Kyungwook
    Sinha, Saurabh
    Cline, Brian
    Yeric, Greg
    Lim, Sung Kyu
    2016 ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2016,
  • [35] IC Packaging: 3D IC Technology and Methods
    Kumar, Adesh
    Verma, Gaurav
    Nath, Vijay
    Choudhury, Sushabhan
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON NANO-ELECTRONICS, CIRCUITS & COMMUNICATION SYSTEMS, 2017, 403 : 303 - 317
  • [36] Radiation Effects in MIT Lincoln Lab 3DIC Technology
    Gouker, P. M.
    Wyatt, P. W.
    Yost, D-R
    Chen, C. K.
    Knecht, J. M.
    Chen, C. L.
    Keast, C. L.
    2009 IEEE INTERNATIONAL SOI CONFERENCE, 2009, : 99 - 100
  • [37] TSV Technology and Challenges for 3D Stacked DRAM
    Lee, Chang Yeol
    Kim, Sungchul
    Jun, Hongshin
    Kim, Kyung Whan
    Hong, Sung Joo
    2014 SYMPOSIUM ON VLSI TECHNOLOGY (VLSI-TECHNOLOGY): DIGEST OF TECHNICAL PAPERS, 2014,
  • [38] Machine learning based effective linear regression model for TSV layer assignment in 3DIC
    Pandiaraj, K.
    Sivakumar, P.
    Prakash, K. Jeya
    MICROPROCESSORS AND MICROSYSTEMS, 2021, 83
  • [39] TSV Manufacturing Yield and Hidden Costs for 3D IC Integration
    Lau, John H.
    2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 1031 - 1042
  • [40] TSV Geometrical Variations and Optimization Metric with Repeaters for 3D IC
    Hung Viet Nguyen
    Ryu, Myunghwan
    Kim, Youngmin
    IEICE TRANSACTIONS ON ELECTRONICS, 2012, E95C (12): : 1864 - 1871