An evolutionary approach to automatic generation of VHDL code for low-power digital filters

被引:0
|
作者
Erba, M
Rossi, R
Liberali, V
Tettamanzi, GB
机构
[1] Univ Pavia, Dipartimento Elettr, I-27100 Pavia, Italy
[2] Univ Milan, Dipartimento Tecnol Informaz, I-26013 Crema, Italy
来源
关键词
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
An evolutionary algorithm is used to design a finite impulse response digital filter with reduced power consumption. The proposed design approach combines genetic optimization and simulation methodology, to evaluate a multi-objective fitness function which includes both the suitability of the filter transfer function and the transition activity of digital blocks. The proper choice of fitness function and selection criteria allows the genetic algorithm to perform a better search within the design space, thus exploring possible solutions which are not considered in the conventional structured design methodology. Although the evolutionary process is not guaranteed to generate a filter fully compliant to specifications in every run, experimental evidence shows that, when specifications are met, evolved filters are much better than classical designs both in terms of power consumption and in terms of area, while maintaining the same performance.
引用
收藏
页码:36 / 50
页数:15
相关论文
共 50 条
  • [21] Automatic certification of Kalman filters for reliable code generation
    Denney, Ewen
    Fischer, Bernd
    Schumann, Johann
    Richardson, Julian
    [J]. 2005 IEEE Aerospace Conference, Vols 1-4, 2005, : 3038 - 3047
  • [22] Low-Power Design of Digital LDO With Nonlinear Symmetric Frequency Generation
    Yamaguchi, Shun
    Islam, Mahfuzul
    Hisakado, Takashi
    Wada, Osami
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (12) : 4644 - 4648
  • [23] Automatic code generation: A practical approach
    Papadopoulos, George A.
    [J]. PROCEEDINGS OF THE ITI 2008 30TH INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY INTERFACES, 2008, : 861 - 866
  • [24] Automatic Generation of VHDL Code from Traditional Ladder Diagrams Applying a Model-Driven Engineering Approach
    Alonso, D.
    Suardiaz, J.
    Navarro, P. J.
    Alcover, P. M.
    Lopez, J. A.
    [J]. IECON: 2009 35TH ANNUAL CONFERENCE OF IEEE INDUSTRIAL ELECTRONICS, VOLS 1-6, 2009, : 2280 - +
  • [25] A code generation algorithm of crosstalk-avoidance code with memory for low-power on-chip bus
    Cheng, Kuang-Chin
    Jou, Jing-Yang
    [J]. 2008 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 172 - 175
  • [26] Automatic Generation of VHDL for Control Logic of Air Conditioning Using Evolutionary Computation
    Kojima, Kazuyuki
    Watanuki, Keiichi
    [J]. JOURNAL OF ADVANCED COMPUTATIONAL INTELLIGENCE AND INTELLIGENT INFORMATICS, 2007, 11 (07) : 817 - 824
  • [27] Fast and Energy-Efficient Digital Filters for Signal Conditioning in Low-Power Microcontrollers
    Moreno, Carlos
    Fischmeister, Sebastian
    [J]. PROCEEDINGS OF THE 2017 54TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2017,
  • [28] MRPF: An architectural transformation for synthesis of high-performance and low-power digital filters
    Choo, H
    Muhammad, K
    Roy, K
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 700 - 705
  • [29] Ultra Low-Power Analog Median Filters
    Diaz-Sanchez, Alejandro
    Lemus-Lopez, Javier
    Rocha Perez, Jose Miguel
    Ramirez-Angulo, Jaime
    Molinar Solis, Jesus Ezequiel
    Vazquez-Leal, Hector
    [J]. RADIOENGINEERING, 2013, 22 (03) : 916 - 920
  • [30] Decimation filters: Low-power design and optimization
    Farag, EN
    Yan, RH
    Elmasry, MI
    [J]. 1997 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING, VOLS 1 AND 2: PACRIM 10 YEARS - 1987-1997, 1997, : 850 - 853