A code generation algorithm of crosstalk-avoidance code with memory for low-power on-chip bus

被引：0
|
作者：
Cheng, Kuang-Chin [1 ]
Jou, Jing-Yang [1 ]
机构：
[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu, Taiwan
来源：
2008 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM | 2008年
关键词：
D O I：
10.1109/VDAT.2008.4542440
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, a bus encoding approach including related code generation algorithm for global data busses is developed to produce area-efficient crosstalk-avoidance (CA) codes with considering low-power requirements. Proposed codes are codes with memory using overlapping boundary strategy. The probabilistic distribution of input data could be included to reduce the power consumption. The performance improvement of CA codes is nearly 2x for heavily coupled busses based on theoretical analysis. As compared to uncoded datawords, proposed codes show 12% to 38% energy-reduction on bus for an equi-probable 32-bit bus design.
引用
收藏
页码：172 / 175
页数：4
相关论文
共 50 条
  • [1] Low-power crosstalk avoidance encoding for on-chip data buses
    Zhang, Qingli
    Wang, Jinxiang
    Ye, Yizheng
    [J]. 2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1611 - +
  • [2] On-Chip Low-Power Gray Code Generation Based on Opto-Mechanical Microring Resonators
    Liu, Li
    Yang, Yue
    Yue, Jin
    Liao, Shasha
    [J]. IEEE PHOTONICS JOURNAL, 2020, 12 (03):
  • [3] Bus Partitioning Technique with Crosstalk Avoidance Code
    Hu, Yang
    Cui, Xiaole
    Ran, Yalin
    Luo, Mengying
    Jiang, Jiantong
    Zhou, Shengming
    [J]. 2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1524 - 1526
  • [4] Optimal low-power coding for error correction and crosstalk avoidance in on-chip data buses
    Yeow Meng Chee
    Charles J. Colbourn
    Alan Chi Hung Ling
    Hui Zhang
    Xiande Zhang
    [J]. Designs, Codes and Cryptography, 2015, 77 : 479 - 491
  • [5] Optimal low-power coding for error correction and crosstalk avoidance in on-chip data buses
    Chee, Yeow Meng
    Colbourn, Charles J.
    Ling, Alan Chi Hung
    Zhang, Hui
    Zhang, Xiande
    [J]. DESIGNS CODES AND CRYPTOGRAPHY, 2015, 77 (2-3) : 479 - 491
  • [6] On-Chip Bus Serialization Method for Low-Power Communications
    Lee, Jaesung
    [J]. ETRI JOURNAL, 2010, 32 (04) : 540 - 547
  • [7] Serial-link bus: A low-power on-chip bus architecture
    Ghoneima, M
    Ismail, Y
    Khellah, M
    Tschanz, J
    De, VV
    [J]. ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, : 541 - 546
  • [8] Serial-Link Bus: A Low-Power On-Chip Bus Architecture
    Ghoneima, Maged
    Ismail, Yehea
    Khellah, Muhammad M.
    Tschanz, James
    De, Vivek
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (09) : 2020 - 2032
  • [9] A Convolutional Code for On-chip Interconnect Crosstalk Reduction
    Courtay, Antoine
    Boutillon, Emmanuel
    Laurent, Johann
    [J]. ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 145 - 148
  • [10] Skewed repeater bus: A low-power scheme for on-chip buses
    Ghoneima, Maged M.
    Khellah, Muhammad M.
    Tschanz, James
    Ye, Yibin
    Kurd, Nasser
    Barkatullah, Javed S.
    Nimmagadda, Srikanth
    Ismail, Yehea
    De, Vivek K.
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (07) : 1904 - 1910
12345