A high speed analog 50 Omega line driver in digital CMOS technology

被引:0
|
作者
Payne, RF
Connelly, JA
机构
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A single-ended analog buffer designed to drive 50 Omega loads is described. The circuit consists of a common source output pair driven by a pair of differential error amplifiers which significantly reduce the output impedance. This technique improves the drive capability of operational amplifiers. This paper demonstrates the feasibility of using the circuit technique as a stand alone buffer. The amplifier has been fabricated in a 2 mu m digital CMOS technology and occupies an area of 190 mil(2). The amplifier has a similar to 50 Omega output impedance and an upper half power frequency of 23MHz when driving a 50 Omega/50pF load and consumes 102mW from +/-5V supplies.
引用
收藏
页码:29 / 32
页数:4
相关论文
共 50 条
  • [41] A digital calibration technique for an ultra high-speed wide-bandwidth folding and interpolating analog-to-digital converter in 0.18-μm CMOS technology
    余金山
    张瑞涛
    张正平
    王永禄
    朱璨
    张磊
    俞宙
    韩勇
    半导体学报, 2011, 32 (01) : 108 - 115
  • [42] High Speed CMOS Pulse Generator Based on Analog Ramp Signal Implemented in 65nm CMOS Process Technology
    Doloriel, Chandler Timm C.
    Caberos, Aileen B.
    ISCIT 2019: PROCEEDINGS OF 2019 19TH INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES (ISCIT), 2019, : 578 - 583
  • [43] High-speed analog-adaptive decision feedback equalizer with 0.18 μm CMOS technology
    Zhan Y.-Z.
    Hu Q.-S.
    Zhejiang Daxue Xuebao (Gongxue Ban)/Journal of Zhejiang University (Engineering Science), 2019, 53 (12): : 2423 - 2430
  • [44] High-speed CMOS-to-ECL pad driver in 0.18 μm CMOS
    Centurelli, F
    Lulli, G
    Marietti, P
    Monsurrò, P
    Scotti, G
    Trifiletti, A
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 448 - 451
  • [45] PERFORMANCE OF ECL-COMPATIBLE 75-OMEGA LINE DRIVER RECEIVER REALIZED IN A 1.2 MU-M CMOS TECHNOLOGY
    SEVENHANS, J
    BIJKER, W
    VORENKAMP, P
    STEYAERT, M
    ELECTRONICS LETTERS, 1990, 26 (11) : 764 - 766
  • [46] A High-Speed Swing Reduced Driver Suitable for Current-Steering Digital-to-Analog Converters
    Myderrizi, Indrit
    Zeki, Ali
    2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 635 - +
  • [47] A high-speed full swing CMOS driver for TFT-LCD scan-line circuit
    Lai, H. C.
    Lin, Z. M.
    TENCON 2007 - 2007 IEEE REGION 10 CONFERENCE, VOLS 1-3, 2007, : 531 - 533
  • [48] A Low-Power 8-GS/s Comparator for High-Speed Analog-to-Digital Conversion in 0.13μm CMOS Technology
    Mohtashemi, Darya
    Green, Michael M.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (04) : 557 - 561
  • [49] High Temperature Submicron SOI CMOS Technology Characterization for Analog and Digital Applications up to 300°C
    Petrosyants, Konstantin O.
    Lebedev, Sergey V.
    Sambursky, Lev M.
    Stakhin, Veniamin G.
    Kharitonov, Igor A.
    Ismail-zade, Mamed R.
    Ignatov, Pavel V.
    2017 THIRTY-THIRD ANNUAL SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM (SEMI-THERM), 2017, : 229 - 234
  • [50] A digital calibration technique for an ultra high-speed wide-bandwidth folding and interpolating analog-to-digital converter in 0.18-mu m CMOS technology
    Yu Jinshan
    Zhang Ruitao
    Zhang Zhengping
    Wang Yonglu
    Zhu Can
    Zhang Lei
    Yu Zhou
    Han Yong
    JOURNAL OF SEMICONDUCTORS, 2011, 32 (01)