A high speed analog 50 Omega line driver in digital CMOS technology

被引：0
|
作者：
Payne, RF
Connelly, JA
机构：
来源：
PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III | 1996年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A single-ended analog buffer designed to drive 50 Omega loads is described. The circuit consists of a common source output pair driven by a pair of differential error amplifiers which significantly reduce the output impedance. This technique improves the drive capability of operational amplifiers. This paper demonstrates the feasibility of using the circuit technique as a stand alone buffer. The amplifier has been fabricated in a 2 mu m digital CMOS technology and occupies an area of 190 mil(2). The amplifier has a similar to 50 Omega output impedance and an upper half power frequency of 23MHz when driving a 50 Omega/50pF load and consumes 102mW from +/-5V supplies.
引用
收藏
页码：29 / 32
页数：4
相关论文
共 50 条
  • [31] RF/analog circuit design in scaled digital CMOS technology
    Masui S.
    Konishi T.
    Journal of the Institute of Electrical Engineers of Japan, 2011, 131 (01): : 30 - 33
  • [32] Analog CMOS races to narrow technology gap with digital ICs
    Bindra, A
    ELECTRONIC DESIGN, 2001, 49 (05) : 58 - 58
  • [33] Analysis & Comparison of Digital to Analog Converter in Different CMOS Technology
    Chander, Kailash
    Choudhary, Sudhanshu
    PROCEEDINGS OF THE 2018 SECOND INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND CONTROL SYSTEMS (ICICCS), 2018, : 1346 - 1350
  • [34] HIGH SPEED ON-LINE COUNTERS AND ANALOG TO DIGITAL CONVERTERS FOR NEUROPHYSIOLOGICAL DATA PROCESSING
    NAKAHAMA, H
    YAMAMOTO, M
    YAMAMOTO, I
    JAPANESE JOURNAL OF PHYSIOLOGY, 1970, 20 (02): : 207 - +
  • [35] Development of a CMOS driver circuit connected to transmission line for high speed and low power optical switch
    Kanaya, H.
    Uehara, S.
    Pokharel, R. K.
    Yoshida, K.
    2006 IEEE ANNUAL WIRELESS AND MICROWAVE TECHNOLOGY CONFERENCE, 2006, : 58 - +
  • [36] A 1.544-MB/S CMOS LINE DRIVER FOR A 22.8-OMEGA LOAD
    HERRMANN, H
    KOCH, R
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (03) : 760 - 763
  • [37] Study of high-speed digital-to-analog converter based on BiCMOS technology
    Institute of Microelectronics, Tsinghua University, Beijing 100084, China
    不详
    不详
    Pan Tao Ti Hsueh Pao, 2006, SUPPL. (271-274):
  • [38] High-speed digital to analog converters
    Doris, K
    van Roermund, A
    ANALOG CIRCUIT DESIGN: RF CIRCUITS: WIDE BAND, FRONT-ENDS,DAC'S, DESIGN METHODOLOGY AND VERIFICATION FOR RF AND MIXED-SIGNAL SYSTEMS, LOW POWER AND LOW VOLTAGE, 2006, : 91 - +
  • [39] Analog and digital high speed cinematography - a review
    Holzfuss, J
    TECHNISCHES MESSEN, 2001, 68 (11): : 499 - 506
  • [40] High-Speed CMOS Analog-to-Digital Converter for Front-End Receiver Applications
    Mariano, A.
    Goumballa, B.
    Dallet, D.
    Deval, Y.
    Begueret, J-B.
    SBCCI2007: 20TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, 2007, : 27 - 30
12345