Integrated Product and Process For Copper and Barrier CMP

被引:1
|
作者
Spiro, Clifford L. [1 ]
Wu, K. C. [1 ]
Yeh, Mason [1 ]
Dysard, Jeff [1 ]
Nam, Chul Woo [1 ]
Sun, Fed [1 ]
机构
[1] Cabot Microelect, Aurora, IL 60504 USA
关键词
D O I
10.1149/1.3360676
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
Chemical mechanical planarization (CMP) of copper and barrier interconnects are significant value-adding steps in semiconductor manufacturing. There are a number of materials, designs, process, and requirements to achieve a successful system. Variables that impact CMP include the selectin of the polishing tool, pad, slurry, conditioner, ring, cleans and the elements of polishing processes including down-force, flow rate, time, temperature, friction, conditioning, and cross-contamination. Given the multiplicity of semiconductor design, materials, and processes, it is not surprising that CMP varies from fab to fab. We describe in this Paper, Cabot Microelectronics' approach to helping our customers develop an integrated system of slurry, pad, and auxiliary processes to achieve improved CMP process performance, yields, and costs.
引用
收藏
页码:569 / 574
页数:6
相关论文
共 50 条
  • [41] Mechanisms of the chemical mechanical polishing (CMP) process in integrated circuit fabrication
    Saka, N
    Lai, JY
    Chun, JH
    Suh, NP
    CIRP ANNALS-MANUFACTURING TECHNOLOGY, 2001, 50 (01) : 233 - 238
  • [42] Viable copper CMP
    Baxter, John
    European Semiconductor, 2002, 24 (11): : 21 - 27
  • [43] A model of copper CMP
    Paul, E
    Kaufman, F
    Brusic, V
    Zhang, J
    Sun, F
    Vacassy, R
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2005, 152 (04) : G322 - G328
  • [44] Role of AEO-9 as nonionic surfactant in Barrier Slurry for Copper Interconnection CMP
    Song, Guoqiang
    Tan, Baimei
    Liu, Yuling
    Wang, Chenwei
    2020 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2020 (CSTIC 2020), 2020,
  • [45] Optimization of a Cu CMP process modeling parameters of nanometer integrated circuits
    Ruan Wenbiao
    Chen Lan
    Ma Tianyu
    Fang Jingjing
    Zhang He
    Ye Tianchun
    JOURNAL OF SEMICONDUCTORS, 2012, 33 (08)
  • [46] Process Dependence on Defectivity Count on Copper and Dielectric Surfaces in Post-Copper CMP Cleaning
    Daviot, Jerome
    Vaes, Jan
    ULTRA CLEAN PROCESSING OF SEMICONDUCTOR SURFACES IX: UCPSS 2008-9TH INTERNATIONAL SYMPOSIUM ON ULTRA CLEAN PROCESSING OF SEMICONDUCTOR SURFACES (UCPSS), 2009, 145-146 : 385 - +
  • [47] Integrated software process and product lines
    Rombach, D
    UNIFYING THE SOFTWARE PROCESS SPECTRUM, 2005, 3840 : 83 - 90
  • [48] Is the design process integrated to product development?
    Ribas, Viviane Gaspar
    Kistmann, Virginia Borges
    Trabasso, Luiz Gonzaga
    COMPLEX SYSTEMS CONCURRENT ENGINEERING: COLLABORATION, TECHNOLOGY INNOVATION AND SUSTAINABILITY, 2007, : 257 - +
  • [49] Integrated product and process data management
    Lee, DL
    Chen, YM
    INTEGRATED COMPUTER-AIDED ENGINEERING, 1996, 3 (01) : 1 - 4
  • [50] A framework for integrated product and process design
    Holt, R
    Barnes, C
    RECENT ADVANCES IN INTEGRATED DESIGN AND MANUFACTURING IN MECHANICAL ENGINEERING, 2003, : 473 - 482