Integrated Product and Process For Copper and Barrier CMP

被引:1
|
作者
Spiro, Clifford L. [1 ]
Wu, K. C. [1 ]
Yeh, Mason [1 ]
Dysard, Jeff [1 ]
Nam, Chul Woo [1 ]
Sun, Fed [1 ]
机构
[1] Cabot Microelect, Aurora, IL 60504 USA
关键词
D O I
10.1149/1.3360676
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
Chemical mechanical planarization (CMP) of copper and barrier interconnects are significant value-adding steps in semiconductor manufacturing. There are a number of materials, designs, process, and requirements to achieve a successful system. Variables that impact CMP include the selectin of the polishing tool, pad, slurry, conditioner, ring, cleans and the elements of polishing processes including down-force, flow rate, time, temperature, friction, conditioning, and cross-contamination. Given the multiplicity of semiconductor design, materials, and processes, it is not surprising that CMP varies from fab to fab. We describe in this Paper, Cabot Microelectronics' approach to helping our customers develop an integrated system of slurry, pad, and auxiliary processes to achieve improved CMP process performance, yields, and costs.
引用
收藏
页码:569 / 574
页数:6
相关论文
共 50 条
  • [31] INTEGRATED PROCESS AND PRODUCT MODEL FOR THE EVLAUATION OF PRODUCT PROPERTIES
    Westphal, Christoph
    Wartzack, Sandro
    PROCEEDINGS OF THE 18TH INTERNATIONAL CONFERENCE ON ENGINEERING DESIGN (ICED 11): IMPACTING SOCIETY THROUGH ENGINEERING DESIGN, VOL 1: DESIGN PROCESSES, 2011, 1 : 91 - 100
  • [32] 7.9. Integrated Product and Process Development and the Use of Integrated Product Teams
    Leibrandt, Rob
    Gunther, Dave
    INCOSE International Symposium, 1998, 8 (01): : 861 - 865
  • [33] Wafer size effect on material removal rate in copper CMP process
    Minjong Yuh
    Soocheon Jang
    Inho Park
    Haedo Jeong
    Journal of Mechanical Science and Technology, 2017, 31 : 2961 - 2964
  • [34] Wafer size effect on material removal rate in copper CMP process
    Yuh, Minjong
    Jang, Soocheon
    Park, Inho
    Jeong, Haedo
    JOURNAL OF MECHANICAL SCIENCE AND TECHNOLOGY, 2017, 31 (06) : 2961 - 2964
  • [35] A model of material removal and post process surface topography for copper CMP
    Choi, S.
    Doyle, F. M.
    Dornfeld, D.
    1ST CIRP CONFERENCE ON SURFACE INTEGRITY (CSI), 2011, 19
  • [36] Post Copper CMP Hybrid Clean Process for Advanced BEOL Technology
    Tseng, Wei-Tsu
    Devarapalli, Vamsi
    Steffes, James
    Ticknor, Adam
    Khojasteh, Mahmoud
    Poloju, Praneetha
    Goyette, Colin
    Steber, David
    Tai, Leo
    Molis, Steven
    Zaitz, Mary
    Rill, Elliott
    Kennett, Michael
    Economikos, Laertis
    Lustig, Naftali
    Bunke, Christine
    Connie Truong
    Chudzik, Michael
    Grunow, Stephan
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2013, 26 (04) : 493 - 499
  • [37] Electrical characterization of the copper CMP process and derivation of metal layout rules
    Lakshminarayanan, S
    Wright, PJ
    Pallinti, J
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2003, 16 (04) : 668 - 676
  • [38] Evaluation of planarization capability of copper slurry in the CMP process附视频
    尹康达
    王胜利
    刘玉岭
    王辰伟
    李湘
    Journal of Semiconductors, 2013, (03) : 133 - 136
  • [39] Non-contact cleaning process for post-CMP copper
    Koos, DA
    Svirchevski, J
    Vitkavage, DJ
    Hansen, DG
    Reinhardt, KA
    Huang, F
    Mitchel, M
    Zhang, GY
    ULTRA CLEAN PROCESSING OF SILICON SURFACES VII, 2005, 103-104 : 291 - 294
  • [40] Friction-based in Situ Endpoint Detection of Copper CMP Process
    Xu, C.
    Guo, D. M.
    Kang, R. K.
    Jin, Z. J.
    Huo, F. W.
    SURFACE FINISHING TECHNOLOGY AND SURFACE ENGINEERING, 2008, 53-54 : 125 - 130