A subthreshold surface potential model for short-channel MOSFET taking into account the varying depth of channel depletion layer due to source and drain junctions

被引:38
|
作者
Baishya, S [1 ]
Mallik, A
Sarkar, CK
机构
[1] Jadavpur Univ, Dept Elect & Telecommun Engn, Kolkata 700032, W Bengal, India
[2] Kalyani Govt Engn Coll, Dept Elect & Commun Engn, Kalyani 741235, W Bengal, India
关键词
depletion layer depth; drain-induced barrier lowering (DIBL); subthreshold; surface potential;
D O I
10.1109/TED.2005.864364
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An analytical subthreshold surface potential model for short-channel MOSFET is presented. In this model, the effect of varying depth of the channel depletion layer on the surface potential has been considered. The effect of the depletion layers around the source and drain junctions on the surface potential, which is very important for short channel devices is included in this model. With this, the drawback of the existing models that assume a constant channel depletion layer thickness is removed resulting in a more accurate prediction of the surface potential. A pseudo-two-dimensional method is adopted to retain the accuracy of two-dimensional analysis yet resulting in a simpler manageable one-dimensional analytical expression. The subthreshold drain current is also evaluated utilizing this surface potential model.
引用
收藏
页码:507 / 514
页数:8
相关论文
共 50 条
  • [31] A physics-based short-channel SOI MOSFET model for fully-depleted single drain and LDD devices
    Chyau, CG
    Jang, SL
    Sheu, CJ
    SOLID-STATE ELECTRONICS, 2000, 44 (03) : 487 - 499
  • [32] A UNIFIED ANALYTICAL MODEL FOR DRAIN-INDUCED BARRIER LOWERING AND DRAIN-INDUCED HIGH ELECTRIC-FIELD IN A SHORT-CHANNEL MOSFET
    JAIN, SC
    BALK, P
    SOLID-STATE ELECTRONICS, 1987, 30 (05) : 503 - 511
  • [33] Analytical Drain Current Compact Model in the Depletion Operation Region of Short-Channel Triple-Gate Junctionless Transistors
    Oproglidis, Theodoros A.
    Tsormpatzoglou, Andreas
    Tassis, Dimitrios H.
    Karatsori, Theano A.
    Barraud, Sylvain
    Ghibaudo, Gerard
    Dimitriadis, Charalabos A.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (01) : 66 - 72
  • [34] Substrate-bias effect and source-drain breakdown characteristics in body-tied short-channel SOI MOSFET's
    Maeda, S
    Hirano, Y
    Yamaguchi, Y
    Iwamatsu, T
    Ipposhi, T
    Ueda, K
    Mashiko, K
    Maegawa, S
    Abe, H
    Nishimura, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (01) : 151 - 158
  • [35] Effect of a high-k dielectric material on the surface potential and the induced lateral field in short-channel MOSFET
    Ganguly, Akash
    Ghosh, Chandrima
    Deyasi, Arpan
    FOUNDATIONS AND FRONTIERS IN COMPUTER, COMMUNICATION AND ELECTRICAL ENGINEERING, 2016, : 403 - 407
  • [36] Completely surface-potential-based compact model of the-fully depleted SOI-MOSFET including short-channel effects
    Sadachika, Norio
    Kitamaru, Daisuke
    Uetsuji, Yasuhito
    Navarro, Dondee
    Yusoff, Marmee Mohd
    Ezaki, Tatsuya
    Mattausch, Hans Juergen
    Miura-Mattausch, Mitiko
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (09) : 2017 - 2024
  • [37] REVERSE SHORT-CHANNEL EFFECT DUE TO LATERAL DIFFUSION OF POINT-DEFECT INDUCED BY SOURCE DRAIN ION-IMPLANTATION
    KUNIKIYO, T
    MITSUI, K
    FUJINAGA, M
    UCHIDA, T
    KOTANI, N
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (04) : 507 - 514
  • [38] A novel surface potential-based short channel MOSFET model for circuit simulation
    Jia, Kan
    Sun, Weifeng
    Shi, Longxing
    MICROELECTRONICS JOURNAL, 2011, 42 (10) : 1169 - 1175
  • [39] An analytical threshold voltage model for a short-channel dual-metal-gate (DMG) recessed-source/drain (Re-S/D) SOI MOSFET
    Saramekala, G. K.
    Santra, Abirmoya
    Dubey, Sarvesh
    Jit, Satyabrata
    Tiwari, Pramod Kumar
    SUPERLATTICES AND MICROSTRUCTURES, 2013, 60 : 580 - 595
  • [40] New analytical models of subthreshold surface potential and subthreshold current of fully depleted short-channel silicon-on-insulator MOSFETs with halo or pocket implantation
    Wang, Han-Pang
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2014, 53 (06)