Analysis and Suppression of a Common Mode Resonance in the Cascaded H-Bridge Multilevel Inverter

被引:0
|
作者
Lai, Rixin [1 ]
Todorovic, Maja Harfman [1 ]
Sabate, Juan [1 ]
机构
[1] GE Global Res Ctr, One Res Circle, Niskayuna, NY 12309 USA
关键词
Cascaded H-bridge multilevel inverter; ground loop resonance; CM choke placement; VOLTAGE;
D O I
暂无
中图分类号
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号
0807 ; 0820 ;
摘要
The common mode (CM) voltage and current issues due to the parasitic ground capacitance have been well reported for the PWM converters. However, most of the previous work focused on the CM voltage generated at the motor side, or the input/output filter design for the standard compliance purpose. This paper identified a unique ground loop resonance phenomenon for the cascaded H-bridge multilevel inverter, which is generated internally due to the stray inductance of the bridge interconnection cable and the bus-to-ground parasitic capacitance. This resonance will increase the voltage and current stress in the power stage and therefore reduce the reliability of the system. The mechanism of the resonance is analyzed in detail and the corresponding suppression approach is discussed, proposing the preferred CM choke placement scheme. Simulation and experimental results provided verification of the resonance analysis and the effectiveness of the proposed suppression approach.
引用
下载
收藏
页码:4564 / 4568
页数:5
相关论文
共 50 条
  • [31] A Fault-Tolerant Hybrid Cascaded H-Bridge Multilevel Inverter
    Mhiesan, Haider
    Wei, Yuqi
    Siwakoti, Yam P.
    Mantooth, H. Alan
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2020, 35 (12) : 12702 - 12715
  • [32] A Modified Charge Balancing Scheme for Cascaded H-Bridge Multilevel Inverter
    Raj, Nithin
    Jagadanand, G.
    George, Saly
    JOURNAL OF POWER ELECTRONICS, 2016, 16 (06) : 2067 - 2075
  • [33] Analysis of Three Phase Cascaded H-Bridge Multilevel Inverter For Symmetrical & Asymmetrical Configuration
    Bharatkar, Sachin S.
    Bhoyar, Raju R.
    Khadtare, Sarang A.
    2014 FIRST INTERNATIONAL CONFERENCE ON AUTOMATION, CONTROL, ENERGY & SYSTEMS (ACES-14), 2014, : 109 - 114
  • [34] Performance Analysis of Cascaded H-Bridge Multilevel Inverter with Variable Frequency ISPWM Technique
    Pore, Tejal R.
    Rathod, Asmita A.
    Patil, S. K.
    2019 INNOVATIONS IN POWER AND ADVANCED COMPUTING TECHNOLOGIES (I-PACT), 2019,
  • [35] Small-Signal Analysis of Cascaded Multilevel H-Bridge Inverter for PV Integration
    Sajadi, Rahman
    Khazaei, Javad
    2020 52ND NORTH AMERICAN POWER SYMPOSIUM (NAPS), 2021,
  • [36] Comparative Study Of SPWM And SVPWM Cascaded H-bridge Multilevel Inverter
    Kale, Akshay S.
    Tamhane, A., V
    Kalage, A. A.
    PROCEEDINGS OF 2017 INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND CONTROL (I2C2), 2017,
  • [37] Fault-tolerant design for multilevel cascaded H-bridge inverter
    Zang, Y
    Wang, X
    Xu, B
    Lin, JQ
    ICEMI 2005: Conference Proceedings of the Seventh International Conference on Electronic Measurement & Instruments, Vol 8, 2005, : 259 - 263
  • [38] A New Cascaded H-Bridge Multilevel Inverter With Reduced Switch Count
    Mamilla, Sreenivasulu
    Anisetty, Suresh Kumar
    Pallavi, M. Rama
    PROCEEDINGS OF THE 2017 INTERNATIONAL CONFERENCE ON SMART TECHNOLOGIES FOR SMART NATION (SMARTTECHCON), 2017, : 17 - 22
  • [39] A Developed H-Bridge Cascaded Multilevel Inverter with Reduced Switch Count
    Ram Prakash Ponraj
    Titus Sigamani
    Vijayalakshmi Subramanian
    Journal of Electrical Engineering & Technology, 2021, 16 : 1445 - 1455
  • [40] Comparison of Harmonics and THD Suppression with Three and 5 Level Multilevel Inverter-Cascaded H-bridge
    Rajesh, B.
    Manjesh
    PROCEEDINGS OF IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT 2016), 2016,