Bitline Separated Gated Multi-Bit (BS-GMB) SONOS for High Density Flash Memory

被引：0
|
作者：
Shim, Won Bo [1 ]
Kim, Seunghyun [1 ]
Kim, Yoon [1 ]
Park, Se Hwan [1 ]
Kim, Sungjun [1 ]
Park, Euyhwan [1 ]
Park, Byung-Gook [1 ]
机构：
[1] Seoul Natl Univ, ISRC, Seoul 151742, South Korea
来源：
2012 12TH IEEE CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO) | 2012年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A novel bitline separated gated multi-bit (BS-GMB) SONOS memory for high density flash memory is newly introduced. Bitline separation method can decrease the number of gate contacts, and simplify the gate contact interconnection. 2N memory nodes with single crystalline silicon channel can be realized in 8F(2) size with this structure.
引用
收藏
页数：4
相关论文
共 38 条
  • [31] A novel self-aligned Si-wire flash memory featuring multi-bit/cell operation, fast edge plus FN erase, and over-erasure immunity
    Hsueh, M. H.
    Shih, Y. H.
    Wu, M. D.
    Hsiao, W. M.
    Lu, C. P.
    Wu, C. W.
    Hsieh, J. Y.
    Lai, E. K.
    Hsieh, K. Y.
    Liu, Rich
    Lu, Chih-Yuan
    2007 22ND IEEE NON-VOLATILE SEMICONDUCTOR MEMORY WORKSHOP, 2007, : 52 - +
  • [32] High Seed Flash Memory and 1T-DRAM on Dopant Segregated Schottky Barrier (DSSB) FinFET SONOS Device for Multi-functional SoC Applications
    Choi, Sung-Jin
    Han, Jin-Woo
    Kim, Sungho
    Kim, Dong-Hyun
    Jang, Moon-Gyu
    Yang, Jong-Heon
    Kim, Jin Soo
    Kim, Kwang Hee
    Lee, Gi Sung
    Oh, Jae Sub
    Song, Myeong Ho
    Park, Yun Chang
    Kim, Jeoung Woo
    Choi, Yang-Kyu
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 223 - +
  • [33] Operation Scheme of Multi-Layer Neural Networks Using NAND Flash Memory as High-Density Synaptic Devices
    Lee, Sung-Tae
    Lim, Suhwan
    Choi, Nag Yong
    Bae, Jong-Ho
    Kwon, Dongseok
    Park, Byung-Gook
    Lee, Jong-Ho
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2019, 7 (01) : 1085 - 1093
  • [34] High-Reliability Dynamic-Threshold Source-Side Injection for 2-Bit/Cell With MLC Operation of Wrapped Select-Gate SONOS in NOR-Type Flash Memory
    Wang, Kuan-Ti
    Chao, Tien-Sheng
    Wu, Woei-Cherng
    Yang, Wen-Luh
    Lee, Chien-Hsing
    Hsieh, Tsung-Min
    Liou, Jhyy-Cheng
    Wang, Shen-De
    Chen, Tzu-Ping
    Chen, Chien-Hung
    Lin, Chih-Hung
    Chen, Hwi-Huang
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (09) : 2335 - 2338
  • [35] Pipe-shaped BiCS Flash Memory with 16 Stacked Layers and Multi-Level-Cell Operation for Ultra High Density Storage Devices
    Katsumata, Ryota
    Kito, Masaru
    Fukuzumi, Yoshiaki
    Kido, Masaru
    Tanaka, Hiroyasu
    Komori, Yosuke
    Ishiduki, Megumi
    Matsunami, Junya
    Fujiwara, Tomoko
    Nagata, Yuzo
    Zhang, Li
    Iwata, Yoshihisa
    Kirisawa, Ryouhei
    Aochi, Hideaki
    Nitayama, Akihiro
    2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2009, : 136 - +
  • [36] Two-bit/cell programming characteristics of high-density NOR-type flash memory device with recessed channel structure and spacer-type nitride layer
    Han, Kyoung-Rok
    Lee, Jong-Ho
    Japanese Journal of Applied Physics, Part 2: Letters, 2006, 45 (37-41):
  • [37] Two-bit/cell programming characteristics of high-density NOR-type flash memory device with recessed channel structure and spacer-type nitride layer
    Han, Kyoung-Rok
    Lee, Jong-Ho
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 2006, 45 (37-41): : L1027 - L1029
  • [38] High-Speed and Multi-Bit Resistive Switching Brought about by Migration of Hydrogen Ions in Resistive Random Access Memory Consisting of Bi2Sr2CaCu2O8+δ Single Crystal
    Hanada, Akihiro
    Kinoshita, Kentaro
    Matsubara, Katsuhiko
    Kishida, Satoru
    2012 4TH IEEE INTERNATIONAL MEMORY WORKSHOP (IMW), 2012,
1234