共 50 条
- [1] Formal Verification of Masked Hardware Implementations in the Presence of Glitches ADVANCES IN CRYPTOLOGY - EUROCRYPT 2018, PT II, 2018, 10821 : 321 - 353
- [2] COCO: Co-Design and Co-Verification of Masked Software Implementations on CPUs PROCEEDINGS OF THE 30TH USENIX SECURITY SYMPOSIUM, 2021, : 1469 - 1486
- [3] On the Security of Partially Masked Software Implementations 2014 11TH INTERNATIONAL CONFERENCE ON SECURITY AND CRYPTOGRAPHY (SECRYPT), 2014, : 492 - 499
- [4] Secure Context Switching of Masked Software Implementations PROCEEDINGS OF THE 2023 ACM ASIA CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, ASIA CCS 2023, 2023, : 980 - 992
- [5] Does Coupling Affect the Security of Masked Implementations? CONSTRUCTIVE SIDE-CHANNEL ANALYSIS AND SECURE DESIGN, 2017, 10348 : 1 - 18
- [6] Successfully attacking masked AES hardware implementations CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2005, PROCEEDINGS, 2005, 3659 : 157 - 171
- [7] Design verification of FPGA implementations IEEE DESIGN & TEST OF COMPUTERS, 1999, 16 (02): : 66 - 73
- [9] Runtime verification of statechart implementations ARCHITECTING DEPENDABLE SYSTEMS III, 2005, 3549 : 148 - 172
- [10] Modeling and verification of ISA implementations PROCEEDINGS OF THE 3RD AUSTRALASIAN COMPUTER ARCHITECTURE CONFERENCE, ACAC'98, 1998, 20 (04): : 157 - 168