Wafer Level Fusion and Hybrid Bonding: Impact of Critical Process Parameters on Bond Quality

被引:4
|
作者
Chidambaram, Vivek [1 ]
Ren, Qin [1 ]
Kawano, Masaya [1 ]
机构
[1] ASTAR, Inst Microelect, 2 Fusionopolis Way, Singapore 138634, Singapore
关键词
D O I
10.1109/eptc47984.2019.9026700
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Hybrid bonding, with wafer level bonding to form oxide oxide bonds and Cu-Cu bonds is a promising technology for 3D integrated circuits. In this paper, the impact of various process parameters on the wafer-level bond quality of fusion (direct) and hybrid bonding have been evaluated. Investigated process parameters include: TEOS based oxide (Tetra-Ethyl-Ortho-Silicate) process deposition temperature, oxide densification annealing conditions, plasma conditions for wafer surface activation, chemical mechanical polishing (CMP) process conditions and post-bonding annealing conditions. In addition to these process parameters, design parameter such as Cu pad density is also critical. For fusion/hybrid bonding, surface properties are very critical. This includes surface roughness, bow and warpage, flatness and edge roll-off. Thus, all these surface properties were continuously monitored during the wafers fabrication. Bond quality was characterized by scanning acoustic microscopy (SAM) images. Bonding energy was calculated using Maszara model, where the crack length is measured from the SAM micrographs. Target objective of this study is to determine optimum process conditions in order to achieve eventual bonding energy > 1J/m(2), which is a pre-requisite for 3D multi wafer stacking without any delamination
引用
收藏
页码:663 / 666
页数:4
相关论文
共 50 条
  • [1] Impact of Dielectric Types on Surface Topography for Wafer-Level Hybrid Bonding
    Dubey, Vikas
    Wuensch, Dirk
    Gottfried, Knut
    Fischer, Tobias
    Helke, Christian
    Hasse, Micha
    Hanisch, Anke
    Hofmann, Lutz
    Reuter, Danny
    Wiemer, Maik
    Schulz, Stefan
    2024 IEEE 10TH ELECTRONICS SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE, ESTC 2024, 2024,
  • [2] Process and Design Consideration for Wafer-to-Wafer Hybrid Bonding
    Wang, I-Ting
    Chui, K. J.
    Zhu, Yao
    2019 IEEE 21ST ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2019, : 725 - 728
  • [3] WAFER BONDING - INVESTIGATION AND INSITU OBSERVATION OF THE BOND PROCESS
    HARENDT, C
    GRAF, HG
    PENTEKER, E
    HOFFLINGER, B
    SENSORS AND ACTUATORS A-PHYSICAL, 1990, 23 (1-3) : 927 - 930
  • [4] Wafer Level Back to Back Hybrid Bonding for Multiple Wafer Stacking
    Li, H. Y.
    Kawano, M.
    Ji, L.
    Ji, H. M.
    Lim, C. S.
    2020 IEEE 22ND ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2020, : 468 - 471
  • [5] Effects of bonding process parameters on wafer-to-wafer alignment accuracy in benzocyclobutene (BCB) dielectric wafer bonding
    Niklaus, F
    Kumar, RJ
    McMahon, JJ
    Yu, J
    Matthias, T
    Wimplinger, M
    Lindner, P
    Lu, JQ
    Cale, TS
    Gutmann, RJ
    MATERIALS, TECHNOLOGY AND RELIABILITY OF ADVANCED INTERCONNECTS-2005, 2005, 863 : 393 - 398
  • [6] Development of Copper/Dielectric Hybrid Fusion Bonding with Cavity for CMOS compatible Wafer Level Hermetic Packaging
    Malainou, Antonia
    Visker, Jakob
    Tezcan, Deniz Sabuncuoglu
    2019 IEEE 21ST ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2019, : 388 - 391
  • [7] DEVELOPMENT OF WAFER LEVEL HYBRID BONDING PROCESS USING PHOTOSENSITIVE ADHESIVE AND CU PILLAR BUMP
    Yao, Mingjun
    Yu, Daquan
    Zhao, Ning
    Fan, Jun
    Xiao, Zhiyi
    Ma, Haitao
    2017 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC 2017), 2017,
  • [8] Wafer-level hybrid bonding for Cu/Interlayer-dielectric bonding
    Fujino, Masahisa
    Takahashi, Kenji
    Kikuchi, Katsuya
    PROCEEDINGS OF 2019 6TH INTERNATIONAL WORKSHOP ON LOW TEMPERATURE BONDING FOR 3D INTEGRATION (LTB-3D), 2019, : 44 - 44
  • [9] Single-wafer die-level fusion bonding process for multi-layer devices
    Dong, Haifeng
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2009, 15 (07): : 981 - 984
  • [10] Enhancement of the Bond Strength and Reduction of Wafer Edge Voids in Hybrid Bonding
    Kim, Yeoun-Soo
    Nguyen, Thanh Hai
    Choa, Sung-Hoon
    MICROMACHINES, 2022, 13 (04)