共 50 条
- [1] Impact of Dielectric Types on Surface Topography for Wafer-Level Hybrid Bonding 2024 IEEE 10TH ELECTRONICS SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE, ESTC 2024, 2024,
- [2] Process and Design Consideration for Wafer-to-Wafer Hybrid Bonding 2019 IEEE 21ST ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2019, : 725 - 728
- [4] Wafer Level Back to Back Hybrid Bonding for Multiple Wafer Stacking 2020 IEEE 22ND ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2020, : 468 - 471
- [5] Effects of bonding process parameters on wafer-to-wafer alignment accuracy in benzocyclobutene (BCB) dielectric wafer bonding MATERIALS, TECHNOLOGY AND RELIABILITY OF ADVANCED INTERCONNECTS-2005, 2005, 863 : 393 - 398
- [6] Development of Copper/Dielectric Hybrid Fusion Bonding with Cavity for CMOS compatible Wafer Level Hermetic Packaging 2019 IEEE 21ST ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2019, : 388 - 391
- [7] DEVELOPMENT OF WAFER LEVEL HYBRID BONDING PROCESS USING PHOTOSENSITIVE ADHESIVE AND CU PILLAR BUMP 2017 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC 2017), 2017,
- [8] Wafer-level hybrid bonding for Cu/Interlayer-dielectric bonding PROCEEDINGS OF 2019 6TH INTERNATIONAL WORKSHOP ON LOW TEMPERATURE BONDING FOR 3D INTEGRATION (LTB-3D), 2019, : 44 - 44
- [9] Single-wafer die-level fusion bonding process for multi-layer devices MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2009, 15 (07): : 981 - 984