An FPGA-based integrated environment for computer architecture

被引:15
|
作者
Bulic, Patricio [1 ]
Gustin, Veselko [1 ]
Sonc, Damjan [1 ]
Strancar, Andrej [1 ]
机构
[1] Univ Ljubljana, Fac Comp & Informat Sci, Ljubljana, Slovenia
关键词
computer architecture; computer organization; computer architecture education; FPGAs; development board; PROCESSOR;
D O I
10.1002/cae.20448
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
We present a new, integrated environment used in computer-architecture education. The environment consists of a hardware platform and GUI software running on a PC. The hardware platform is entirely implemented in Xilinx Spartan-3 FPGA. The main part of the hardware platform is a 32-bit pipelined RISC processor with a trace/debug unit. This trace/debug unit is a hardware unit that enables debugging and transfers the pipeline contents to the PC. It also enables communication between the GUI application on the PC and the microprocessor core. Such a system makes it possible to download the students' programs to the FPGA-based microprocessor and graphically depicts the processor's internal state on the PC. (C) 2010 Wiley Periodicals, Inc. Comput Appl Eng Educ 21: 2635, 2013
引用
收藏
页码:26 / 35
页数:10
相关论文
共 50 条
  • [21] FPGA-based Architecture for Hyperspectral Endmember Extraction
    Rosario, Joao
    Nascimento, Jose M. P.
    Vestias, Mario
    HIGH-PERFORMANCE COMPUTING IN REMOTE SENSING IV, 2014, 9247
  • [22] FPGA-based architecture for motion sequence extraction
    Diaz, J.
    Ros, E.
    Mota, S.
    Rodriguez-Gomez, R.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2007, 94 (05) : 435 - 450
  • [23] An FPGA-based real quantum computer emulator
    Pilch, Jakub
    Dlugopolski, Jacek
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2019, 18 (01) : 329 - 342
  • [24] FPGA-based adaptive tracking estimation computer
    Salcic, Z
    Lee, CR
    IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 2001, 37 (02) : 699 - 706
  • [25] An FPGA-based real quantum computer emulator
    Jakub Pilch
    Jacek Długopolski
    Journal of Computational Electronics, 2019, 18 : 329 - 342
  • [26] An FPGA-based Integrated MapReduce Accelerator Platform
    Kachris, Christoforos
    Diamantopoulos, Dionysios
    Sirakoulis, Georgios Ch.
    Soudris, Dimitrios
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2017, 87 (03): : 357 - 369
  • [27] An FPGA-based Integrated MapReduce Accelerator Platform
    Christoforos Kachris
    Dionysios Diamantopoulos
    Georgios Ch. Sirakoulis
    Dimitrios Soudris
    Journal of Signal Processing Systems, 2017, 87 : 357 - 369
  • [28] An integrated environment for teaching computer architecture
    Djordjevic, J
    Milenkovic, A
    Grbanovic, N
    IEEE MICRO, 2000, 20 (03) : 66 - 74
  • [29] BZK.SAU.FPGA10.1: A modular approach to FPGA-based micro computer architecture design for educational purpose
    Oztekin, Halit
    Temurtas, Feyzullah
    Gulbag, Ali
    COMPUTER APPLICATIONS IN ENGINEERING EDUCATION, 2014, 22 (02) : 272 - 282
  • [30] FPGA-based acceleration architecture for Apache Spark operators
    Yuanwei Sun
    Haikun Liu
    Xiaofei Liao
    Hai Jin
    Yu Zhang
    CCF Transactions on High Performance Computing, 2024, 6 : 192 - 205