Intrinsic Capacitance Extraction and Estimation for System-On-Chip Power Delivery Development

被引：0

作者：

Quek, Li Chuang ^{[1
]}

Cheah, Bok Eng ^{[1
]}

Lee, Wai Ling ^{[1
]}

Sam, Weng Chong ^{[1
]}

机构：

[1] Intel Microelect M Sdn Bhd, Bayan Lepas FIZ, Halaman Kampung Jawa 11900, Penang, Malaysia

来源：

2012 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS) | 2012年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents the methodology of on-die parasitic intrinsic capacitance extraction and estimation at the early phase of system-on-chip (SOC) design and development cycle. Accurate estimation of the intrinsic capacitance is critical to prevent circuit overdesign and additional on-die decoupling capacitance requirements that could result in larger silicon footprint. The correlation of the simulated results and silicon measurement data is presented and further discussed in this study. Impacts of intrinsic capacitance to the power delivery capacitance and overall intellectual property (IP) block design optimization are also enveloped in this paper.

引用

页码：388 / 391

页数：4

共 50 条

[31] Scalable motion estimation processor core for multimedia system-on-chip applications
Lai, Yeong-Kang
Hsieh, Tian-En
Chen, Lien-Fei
Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2007, 46 (4 B): : 2238 - 2243
[32] Extraction of chip power delivery current and activity variations
Kantorovich, I.
Drabkin, V.
Houghton, C.
Laurent, J. St.
PIERS 2006 CAMBRIDGE: PROGRESS IN ELECTROMAGNETICS RESEARCH SYMPOSIUM, PROCEEDINGS, 2006, : 120 - +
[33] A hierarchical simulation framework for application development on System-on-Chip architectures
Mathur, V
Prasanna, VK
14TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2001, : 428 - 434
[34] Design and CMOS Implementation of a Low Power System-on-chip Integrated Circuit
Gu, Haolin
Shan, Weiwei
Yu, Yunfan
Lu, Yinchao
FRONTIERS OF MANUFACTURING AND DESIGN SCIENCE II, PTS 1-6, 2012, 121-126 : 755 - 759
[35] Hybrid Localized SOI/Bulk technology for Low Power System-on-Chip
Huguenin, J. -L.
Monfray, S.
Bidal, G.
Denorme, S.
Perreau, P.
Barnola, S.
Samson, M. -P.
Arvet, C.
Benotmane, K.
Loubet, N.
Liu, Q.
Campidelli, Y.
Leverd, F.
Abbate, F.
Clement, L.
Borowiak, C.
Cros, A.
Bajolet, A.
Handler, S.
Marin-Cudraz, D.
Benoist, T.
Galy, P.
Fenouillet-Beranger, C.
Faynot, O.
Ghibaudo, G.
Boeuf, F.
Skotnicki, T.
2010 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2010, : 59 - +
[36] Ultralow Power System-on-Chip SRAM Characterization by Alpha and Neutron Irradiation
Haran, Avner
Yitzhak, Nir M.
Mazal-Tov, Eran
Keren, Eitan
David, David
Refaeli, Nati
Preziosi, Enrico
Senesi, Roberto
Cazzaniga, Carlo
Frost, Christopher D.
Hadas, Tzach
Zangi, Uzi
Andreani, Carla
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2021, 68 (11) : 2598 - 2608
[37] Silicon Level Circuit Implementation for System-On-Chip Power Integrity Improvement
Aw, Chee Hong
Quek, Li Chuang
Shu, Heng Chuan
2015 International Conference on Electronic Packaging and iMAPS All Asia Conference (ICEP-IAAC), 2015, : 748 - 751
[38] Managing power and performance for System-on-Chip designs using voltage islands
Lackey, DE
Zuchowski, PS
Bednar, TR
Stout, DW
Gould, SW
Cohn, JM
IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 195 - 202
[39] Design and Analysis of Power Integrity in Deep Submicron System-on-Chip Circuits
L.-R. Zheng
H. Tenhunen
Analog Integrated Circuits and Signal Processing, 2002, 30 : 15 - 29
[40] Dual use of power lines for data communications in a system-on-chip environment
Chung, WC
Ha, DS
Lee, HJ
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 3355 - 3358

← 1 2 3 4 5 →