SoC masters: An international M.Sc. program in system-on-chip design at KTH

被引:1
|
作者
Tenhunen, H [1 ]
Dubrova, E [1 ]
机构
[1] Royal Inst Technol, Elect Syst Design Lab, S-16440 Kista, Sweden
关键词
D O I
10.1109/MSE.2001.932416
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Our life and our future is changing due to the rapid growth of the internet, communication technologies, pervasive and ubiquitous computing enabling the availability and invisibility of the complex electronics. The key driving force for this development during this decade will be System-on-Chip technologies and Socware engineering, where the complex functionality is integrated towards ULSI scale single chip solutions. This on-going transition from traditional Application Specific Integrated Circuits (ASIC) has lead to new challenges and paradigm shifts in design methods and automation, system and circuit architectures and circuit techniques in order to harvest the potential benefits of the deep submicron CMOS technologies. To meet the future challenges, we have initiated at Royal Institute of Technology (KTH) the globally first Master Program on System-on-Chip design and Socware engineering of ULSI systems. The program, which is taught in English, consists of 40 credit units of courses (9 months study program) and 20 credit units thesis work (6 months) and is primarily targeted to students who have a previous B.Sc. education or at least 120 credit units of course work from technical universities.
引用
收藏
页码:64 / 66
页数:3
相关论文
共 50 条
  • [1] System-on-Chip (SOC) Design for CNC System
    Chen, Youdong
    Wei, Hongxing
    Sun, Kai
    Wang, Tianmiao
    Zou, Yong
    [J]. ISIE: 2009 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, 2009, : 685 - +
  • [2] 2003 International Symposium on System-on-Chip, SoC 2003 - Proceedings: Foreword
    Nurmi, Jari
    Takala, Jarmo
    Hämäläinen, Timo D.
    [J]. 2003 International Symposium on System-on-Chip, SoC 2003 - Proceedings, 2003,
  • [3] Chip-package-board co-design for Complex System-on-Chip (SoC)
    Patil, Mahendrasing
    Brahme, Amit
    Shust, Michael
    Coates, Keven
    Thatte, Shubhada
    Soman, Sreekanth
    Kumar, Kamal
    [J]. 2010 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGE & SYSTEMS SYMPOSIUM, 2010,
  • [4] System-on-chip (SoC): Clocking and synchronization issues
    Sridhar, R
    [J]. 17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 520 - 527
  • [5] Programmable System-on-Chip (SoC) for Silicon Prototyping
    Huang, Chun-Ming
    Wu, Chien-Ming
    Yang, Chih-Chyau
    Lee, Kuen-Jong
    Wey, Chin-Long
    [J]. 2008 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1-5, 2008, : 1341 - +
  • [6] International M.Sc. programme in forest products technology
    Marttila, R
    [J]. PAPERI JA PUU-PAPER AND TIMBER, 2003, 85 (04): : 182 - 183
  • [7] SoC-Mobinet, R&D and education in system-on-chip design
    Ofner, E
    Nurmi, J
    Madsen, J
    Isoaho, J
    Tenhunen, H
    [J]. 2004 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2004, : 77 - 80
  • [8] Evaluating the repair of system-on-chip (SoC) using connectivity
    Choi, M
    Park, N
    Piuri, V
    Lombardi, F
    [J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2004, 53 (06) : 1464 - 1472
  • [9] The SoC-mobinet model in system-on-chip education
    Nurmi, J
    Madsen, J
    Ofner, E
    Isoaho, J
    Tenhunen, H
    [J]. 2005 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC SYSTEMS EDUCATION, PROCEEDINGS, 2005, : 71 - 72
  • [10] Evaluating the repair of System-on-Chip (SoC) using connectivity
    Choi, M
    Park, N
    Piuri, V
    Kim, YB
    Lombardi, F
    [J]. IMTC/O3: PROCEEDINGS OF THE 20TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2003, : 309 - 314