A Dynamically Reconfigurable Platform for High-Performance and Low-Power On-Board Processing

被引:0
|
作者
Guerrieri, Andrea [1 ]
Kashani-Akhavan, Sahand [1 ]
Lombardi, Pasquale [2 ]
Belhadj, Bilel [2 ]
Ienne, Paolo [1 ]
机构
[1] Ecole Polytech Fed Lausanne, Architecture Lab, Lausanne, Switzerland
[2] Syderal SA, Gals, Switzerland
关键词
SoC; FPGA; COTS; dynamic partial reconfiguration; software thread; hardware accelerator;
D O I
暂无
中图分类号
V [航空、航天];
学科分类号
08 ; 0825 ;
摘要
FPGAs (Field Programmable Gate Array) are an attractive technology for high-speed data processing in space missions due to their unbeatable flexibility and best performance-to-power ratio in comparison to software. However FPGAs suffer from 3 major drawbacks: (1) higher programming effort is required with respect to software; (2) hardware resources need to be allocated for each implemented function in contrast to software functions which can be executed on the same processing hardware; and (3) FPGAs are required to adopt radiation hardening techniques when deployed in a space environment. This paper presents a reconfigurable platform that demonstrates how modern FPGAs can be considered as computing resources like any other, suitable for emerging spatial applications and not subjected to the above-mentioned drawbacks. In particular, we show that large FPGAs can be split in different regions containing concurrently-running accelerators which can support the execution of a single or multiple applications. Then, in the same way as software-based multiprogrammed and multithreaded systems can dynamically create, schedule and execute threads, FPGA-based accelerators can be swapped in and out according to scheduling needs by exploiting their dynamic partial reconfiguration capability. A proof of concept cloud detection algorithm for Sentinel-2 multispectral images has been implemented and tested on our platform to validate the system's design principles and performance.
引用
收藏
页码:74 / 81
页数:8
相关论文
共 50 条
  • [1] A Digitally Enhanced Dynamically Reconfigurable Analog Platform for Low-Power Signal Processing
    Schlottmann, Craig R.
    Shapero, Samuel
    Nease, Stephen
    Hasler, Paul
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (09) : 2174 - 2184
  • [2] Low-power high-performance reconfigurable computing cache architectures
    Sangireddy, R
    Kim, H
    Somani, AK
    IEEE TRANSACTIONS ON COMPUTERS, 2004, 53 (10) : 1274 - 1290
  • [3] Design and Implementation of a High-Performance and Low-Power Programmable Embedded Weak Signal Processing Platform
    Ji Guanni
    2020 IEEE CONFERENCE ON TELECOMMUNICATIONS, OPTICS AND COMPUTER SCIENCE (TOCS), 2020, : 368 - 371
  • [4] A high-performance low-power system-on-chip platform architecture
    Erdogan, A.T.
    Arslan, T.
    Lo, W.-C.
    Canadian Journal of Electrical and Computer Engineering, 2002, 27 (04) : 155 - 158
  • [5] A high-performance low-power system-on-chip platform architecture
    Erdogan, AT
    Arslan, T
    Lo, WC
    CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2002, 27 (04): : 155 - 158
  • [6] Dynamically reconfigurable dataflow architecture for high-performance digital signal processing
    Voigt, S.
    Baesler, M.
    Teufel, T.
    JOURNAL OF SYSTEMS ARCHITECTURE, 2010, 56 (11) : 561 - 576
  • [7] Dynamically reconfigurable cache for low-power embedded system
    Chen, Liming
    Zou, Xuecheng
    Lei, Jianming
    Liu, Zhenglin
    ICNC 2007: THIRD INTERNATIONAL CONFERENCE ON NATURAL COMPUTATION, VOL 5, PROCEEDINGS, 2007, : 180 - +
  • [8] Low-power high-performance adaptive computing architectures for multimedia processing
    Sangireddy, R
    Kim, H
    Somani, AK
    HIGH PERFORMANCE COMPUTING - HIPC 2002, PROCEEDINGS, 2002, 2552 : 124 - 134
  • [9] A new generation of IC processing:: Low-power, high-performance SOICMOS
    Pelloie, JL
    Auberton-Hervé, A
    SOLID STATE TECHNOLOGY, 2001, 44 (11) : 63 - +
  • [10] SENTIOF: An FPGA Based High-Performance and Low-Power Wireless Embedded Platform
    Shahzad, Khurram
    Cheng, Peng
    Oelmann, Bengt
    2013 FEDERATED CONFERENCE ON COMPUTER SCIENCE AND INFORMATION SYSTEMS (FEDCSIS), 2013, : 901 - 906