Analytical drain current and threshold voltage model and device design of short-channel Si nanowire transistors

被引：0

作者：

Tanaka, Chika ^{[1
]}

Hagishima, Daisuke ^{[1
]}

Uchida, Ken ^{[1
,2
]}

Numata, Toshinori ^{[1
]}

机构：

[1] Toshiba Co Ltd, Corp Res & Dev Ctr, Adv LSI Technol Lab, Isogo Ku, Yokohama, Kanagawa 2358522, Japan

[2] Keio Univ, Tokyo 108, Japan

来源：

SOLID-STATE ELECTRONICS | 2013年 / 86卷

关键词：

Silicon nanowire transistor; Threshold voltage; Analytical model; GATE;

D O I：

10.1016/j.sse.2013.04.022

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Device design for cylindrical Si nanowire field-effect-transistors is studied in short channel regime of 22 nm technology generations and beyond. A two-dimensional quasi-analytical model reveals that a critical minimum channel length is 1.5 times as long as a Si nanowire diameter to suppress the short channel effects. The quantum mechanical effect due to the structural carrier confinement in nanowire with narrow diameter deteriorates both the threshold voltage roll-offs and the subthreshold characteristics. (C) 2013 Elsevier Ltd. All rights reserved.

引用

页码：27 / 31

页数：5

共 50 条

[21] Impacts of short-channel effects on the random threshold voltage variation in nanoscale transistors
RunSheng Wang
Tao Yu
Ru Huang
YangYuan Wang
Science China Information Sciences, 2013, 56 : 1 - 7
[22] SIMPLE THEORY FOR THRESHOLD VOLTAGE MODULATION IN SHORT-CHANNEL MOS-TRANSISTORS
VARSHNEY, RC
ELECTRONICS LETTERS, 1973, 9 (25) : 600 - 602
[23] ANALYTICAL MODEL FOR THRESHOLD VOLTAGE OF ION-IMPLANTED SHORT-CHANNEL IGFET'S.
Mehta, S.K.
Muralidharan, R.
IEEE Transactions on Electron Devices, 1986, ED-33 (07): : 1073 - 1074
[24] A simple model of current-voltage characteristic for surrounding gate short-channel nanowire MOSFET
Ostojic, Stanko M.
Sasic, Rajko M.
OPTOELECTRONICS AND ADVANCED MATERIALS-RAPID COMMUNICATIONS, 2016, 10 (1-2): : 50 - 54
[25] Analytical threshold voltage model for lightly doped short-channel tri-gate MOSFETs
Tsormpatzoglou, A.
Tassis, D. H.
Dimitriadis, C. A.
Ghibaudo, G.
Collaert, N.
Pananakakis, G.
SOLID-STATE ELECTRONICS, 2011, 57 (01) : 31 - 34
[26] Accounting for Short Channel Effects in the Drain Current Modeling of Junctionless Nanowire Transistors
Trevisoli, R. D.
Doria, R. T.
de Souza, M.
Pavanello, M. A.
MICROELECTRONICS TECHNOLOGY AND DEVICES - SBMICRO 2012, 2012, 49 (01): : 207 - 214
[27] PHYSICAL MODEL OF THRESHOLD VOLTAGE IN SILICON MOS-TRANSISTORS INCLUDING REVERSE SHORT-CHANNEL EFFECT
BRUT, H
JUGE, A
GHIBAUDO, G
ELECTRONICS LETTERS, 1995, 31 (05) : 411 - 412
[28] Analytical Model for the Threshold Voltage in Junctionless Nanowire Transistors of Different Geometries
Trevisoli, R. D.
Doria, R. T.
Pavanello, M. A.
MICROELECTRONICS TECHNOLOGY AND DEVICES - SBMICRO 2011, 2011, 39 (01): : 147 - 154
[29] ANALYSIS OF THRESHOLD VOLTAGE FOR SHORT-CHANNEL IGFETS
LEE, HS
SOLID-STATE ELECTRONICS, 1973, 16 (12) : 1407 - 1417
[30] Analytical modelling of threshold voltage and drain current in short channel fully depleted cylindrical gate MOSFET
Gupta, PS
Kranti, A
Haldar, S
PROCEEDING OF THE TENTH INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES, VOLS I AND II, 2000, 3975 : 475 - 482

← 1 2 3 4 5 →