A Novel Design for Low Power Re-RAM Based Non-Volatile Flip Flop Using Content Addressable Memory

被引：0
|
作者：
Hemavathy, B. [1 ]
Meenakshi, V. [2 ]
机构：
[1] Sona Coll Technol Autonomous, VLSI Design, Salem, India
[2] Sona Coll Technol Autonomous, Salem, India
来源：
2017 THIRD INTERNATIONAL CONFERENCE ON SCIENCE TECHNOLOGY ENGINEERING & MANAGEMENT (ICONSTEM) | 2017年
关键词：
Resistive random access memory; nonvolatile; NVFF; SRAM; nvSRAM; nvCAM;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
Low power consumption is the major issue in electronic systems and memories are the major contributors of the power consumption. Resistive Memories (ReRAMs) has fast access time, ultra-low stand by power and high reliability. Memristor based NV logics like resistive SRAM and resistive CAM memories were proposed and focused on the behavior of resistive property with memory operation. Complementary metal oxide semiconductor technology is used to design nvff with memristor. The resistive CAM has less power and timing compared to resistive SRAM. The total power, delay and area were analyzed and compared for both ReSRAM and ReCAM.
引用
收藏
页码：879 / 883
页数：5
相关论文
共 50 条
  • [1] A novel non-volatile flip-flop using a ferroelectric capacitor
    Ueda, M
    Otsuka, T
    Toyoda, K
    Morimoto, K
    Morita, K
    ISAF 2002: PROCEEDINGS OF THE 13TH IEEE INTERNATIONAL SYMPOSIUM ON APPLICATIONS OF FERROELECTRICS, 2002, : 155 - 158
  • [2] Design and Evaluation of two MTJ-Based Content Addressable Non-Volatile Memory Cells
    Chen, Ke
    Han, Jie
    Lombardi, Fabrizio
    2013 13TH IEEE CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2013, : 707 - 712
  • [3] Design of high-speed, low-power non-volatile master slave flip flop (NVMSFF) for memory registers designs
    Muthappa K.A.
    Nisha A.S.A.
    Shastri R.
    Avasthi V.
    Reddy P.C.S.
    Applied Nanoscience (Switzerland), 2023, 13 (08): : 5369 - 5378
  • [4] Ferroelectric Transistor based Non-Volatile Flip-Flop
    Wang, Danni
    George, Sumitha
    Aziz, Ahmedullah
    Datta, S.
    Narayanan, Vijaykrishnan
    Gupta, Sumeet K.
    ISLPED '16: PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2016, : 10 - 15
  • [5] Low-power and area-efficient memristor based non-volatile D latch and flip-flop: Design and analysis
    S., Haroon Rasheed
    Nelapati, Rajeev Pankaj
    PLOS ONE, 2024, 19 (03):
  • [6] CMOS-RRAM Based Non-Volatile Ternary Content Addressable Memory (nvTCAM)
    Kumar, Manoj
    Wu, Ming-Hung
    Hou, Tuo-Hung
    Suri, Manan
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2024, 23 : 203 - 207
  • [7] Non-Volatile Flip-Flop Based on Unipolar ReRAM for Power-Down Applications
    Portal, Jean-Michel
    Bocquet, Marc
    Deleruyelle, Damien
    Muller, Christophe
    JOURNAL OF LOW POWER ELECTRONICS, 2012, 8 (01) : 1 - 10
  • [8] Spin-MTJ based Non-Volatile Flip-Flop
    Zhao, Weisheng
    Belhaire, Eric
    Chappert, Claude
    2007 7TH IEEE CONFERENCE ON NANOTECHNOLOGY, VOL 1-3, 2007, : 399 - +
  • [9] High-Performance Low-Power Magnetic Tunnel Junction Based Non-Volatile Flip-Flop
    Na, Taehui
    Ryu, Kyungho
    Kim, Jisu
    Jung, Seong-Ook
    Kim, Jung Pill
    Kang, Seung H.
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 1953 - 1956
  • [10] Rigorous Simulation Study of a Novel Non-Volatile Magnetic Flip-Flop
    Windbacher, Thomas
    Mahmoudi, Hiwa
    Sverdlov, Viktor
    Selberherr, Siegfried
    2013 18TH INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2013), 2013, : 368 - 371
12345