Environment for fault simulation acceleration on FPGA

被引：0

作者：

Ellervee, P ^{[1
]}

Raik, J ^{[1
]}

Tihhomirov, V ^{[1
]}

机构：

[1] Tallim Univ Technol, Dept Comp Engn, Tallinn, Estonia

来源：

BEC 2004: PROCEEDING OF THE 9TH BIENNIAL BALTIC ELECTRONICS CONFERENCE | 2004年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We present an environment to accelerate fault simulation by hardware emulation on FPGA. Fault simulation is an important subtask in test pattern generation and it is frequently used throughout the test generation process. We studied the feasibility of using reconfigurable hardware emulator instead of software simulation. Experiments showed that it is beneficial to use emulation for circuits/methods that require large numbers of test vectors, e.g., sequential circuits and/or genetic algorithms.

引用

页码：217 / 220

页数：4

共 50 条

[21] Fault Simulation Acceleration for TRAX Dictionary Construction using GPUs
Beckler, Matthew
Blanton, R. D.
2017 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2017,
[22] Towards acceleration of fault simulation using Graphics Processing Units
Gulati, Kanupriya
Khatri, Sunil P.
2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 822 - 827
[23] Autonomous fault emulation:: A new FPGA-based acceleration system for hardness evaluation
Lopez-Ongil, Celia
Garcia-Valderas, Mario
Portela-Garcia, Marta
Entrena, Luis
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2007, 54 (01) : 252 - 261
[24] FIT - A parallel hierarchical fault simulation environment
Misera, S
Vierhaus, HT
INTERNATIONAL CONFERENCE ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING, 2004, : 289 - 294
[25] Acceleration of an FPGA router
Chan, PK
Schlag, MDF
5TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, 1997, : 175 - 181
[26] HLS-based FPGA Acceleration of Light Propagation Simulation in Turbid Media
Afsharnejad, Yasmin
Yassine, Abdul-Amir
Ragheb, Omar
Chow, Paul
Betz, Vaughn
HEART 2018: PROCEEDINGS OF THE 9TH INTERNATIONAL SYMPOSIUM ON HIGHLY-EFFICIENT ACCELERATORS AND RECONFIGURABLE TECHNOLOGIES, 2018,
[27] FPGA-Based Acceleration of LU decomposition for Analog and RF Circuit Simulation
Mahajan, Yogesh
Obla, Shashank
Namboothiripad, Mini K.
Datar, Mandar J.
Sharma, Niraj N.
Patkar, Sachin B.
2020 33RD INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2020 19TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2020, : 131 - 136
[28] ACCELERATION OF TRACE-BASED FAULT SIMULATION OF COMBINATIONAL-CIRCUITS
SONG, OY
MENON, PR
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (09) : 1413 - 1419
[29] Simulation of cosmic ray acceleration, propagation and interaction in SNR environment
Lee, S. H.
Kamae, T.
Ellison, D. C.
FIRST GLAST SYMPOSIUM, 2007, 921 : 401 - +
[30] Multi-dimensional Acceleration of Fault Simulation on ARM Multicore CPU
Wang, Yonghao
Chao, Zhiteng
Wang, Senlin
Gu, Feng
Wang, Tiancheng
Ye, Jing
Li, Huawei
2024 INTERNATIONAL SYMPOSIUM OF ELECTRONICS DESIGN AUTOMATION, ISEDA 2024, 2024, : 283 - 288

← 1 2 3 4 5 →