Low power ACS unit design for the Viterbi Decoder

被引：0

作者：

Tsui, CY ^{[1
]}

Cheng, RSK ^{[1
]}

Ling, C ^{[1
]}

机构：

[1] Hong Kong Univ Sci & Technol, Dept Elect & Elect Engn, Hong Kong, Peoples R China

来源：

ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI | 1999年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, we address the issues of designing low power VLSI implementation of the Viterbi Decoder. We propose a new VLSI architecture for carrying out the Add-Compare-Select (ACS) operation for the Viterbi decoder which can reduce the complexity of the computation. Also a novel pre-computational architecture is proposed to further reduce the power consumption of the ACS unit.

引用

页码：137 / 140

页数：4

共 50 条

[41] Error-Resilient Low-Power Viterbi Decoder Architectures
Abdallah, Rami A.
Shanbhag, Naresh R.
[J]. IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2009, 57 (12) : 4906 - 4917
[42] Design of Viterbi Decoder Based on FPGA
Wang Xiumin
Zhang Yang
Chen Haowei
[J]. 2010 INTERNATIONAL COLLOQUIUM ON COMPUTING, COMMUNICATION, CONTROL, AND MANAGEMENT (CCCM2010), VOL III, 2010, : 245 - 247
[43] Design and implementation of Viterbi decoder with FPGAs
Kivioja, M
Isoaho, J
Vänskä, L
[J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1999, 21 (01): : 5 - 14
[44] Design and Implementation of Viterbi Decoder with FPGAs
M. Kivioja
J. Isoaho
L. Vänskä
[J]. Journal of VLSI signal processing systems for signal, image and video technology, 1999, 21 : 5 - 14
[45] High performance Viterbi decoder design
V. Kavitha
S. Mohanraj
[J]. Cluster Computing, 2019, 22 : 7063 - 7068
[46] A low power and high speed viterbi decoder chip for WLAN applications
Lin, CC
Wu, CC
Lee, CY
[J]. ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2003, : 723 - 726
[47] Low Complexity Radix-4 Butterfly Design for the Viterbi Decoder
Hsu, Yuan Hung
Hsu, Chau Yun
Kuo, Tsung Sheng
[J]. 2006 IEEE 64TH VEHICULAR TECHNOLOGY CONFERENCE, VOLS 1-6, 2006, : 1502 - 1506
[48] IC design of an adaptive Viterbi decoder
Chan, MI
Lee, WT
Lin, MC
Chen, LG
[J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1996, 42 (01) : 52 - 62
[49] High performance Viterbi decoder design
Kavitha, V.
Mohanraj, S.
[J]. CLUSTER COMPUTING-THE JOURNAL OF NETWORKS SOFTWARE TOOLS AND APPLICATIONS, 2019, 22 (Suppl 3): : S7063 - S7068
[50] Low complexity SST Viterbi decoder
Jie, Jin
Tsui, Chi-ying
[J]. 2006 IEEE 64TH VEHICULAR TECHNOLOGY CONFERENCE, VOLS 1-6, 2006, : 1379 - 1380

← 1 2 3 4 5 →