High-performance ASIC implementations of the 128-bit block cipher CLEFIA

被引：0

作者：

Sugawara, Takeshi ^{[1
]}

Homma, Naofumi ^{[1
]}

Aoki, Takafumi ^{[1
]}

Satoh, Akashi ^{[2
]}

机构：

[1] Tohoku Univ, Grad Sch Informat Sci, Sendai, Miyagi 980, Japan

[2] Natl Inst Adv Ind Sci & Technol, Res Ctr Informat Secur, Tokyo 101, Japan

来源：

PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10 | 2008年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In the present paper, we introduce high-performance hardware architectures for the 128-bit block cipher CLEFIA and evaluate their ASIC performances in comparison with the ISO/IEC 18033-3 standard block ciphers (AES, Camellia, SEED, CAST-128, MISTY1, and TDEA). We designed five types of hardware architectures for CLEFIA, combining two loop structures and three F-functions. These designs were synthesized with a 90-nm CMOS standard cell library, and size and speed performances were evaluated. The highest hardware efficiency (defined as throughput/gates) obtained was 400.96 Kbps/gates, which is 1.5 times higher than previously achieved efficiencies.

引用

页码：2925 / +

页数：2

共 50 条

[1] PIPELINE IMPLEMENTATION OF THE 128-BIT BLOCK CIPHER CLEFIA IN FPGA
Kryjak, Tomasz
Gorgon, Marek
FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 373 - 378
[2] The 128-bit block cipher Camellia
Aoki, K
Ichikawa, T
Kanda, M
Matsui, M
Moriai, S
Nakajima, J
Tokita, T
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2002, E85A (01) : 11 - 24
[3] On the security of the 128-bit block cipher DEAL
Lucks, S
FAST SOFTWARE ENCRYPTION, 1999, 1636 : 60 - 70
[4] A high-performance ASIC implementation of the 64-bit block cipher CAST-128
Sugawara, Takeshi
Homma, Naoftuni
Aoki, Takafumi
Satoh, Akashi
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1859 - +
[5] Hardware design and performance estimation of the 128-bit block cipher CRYPTON
Hong, E
Chung, JH
Lim, CH
CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS, 1999, 1717 : 49 - 60
[6] Design of a High Throughput 128-bit AES (Rijndael Block Cipher)
Rahman, Tanzilur
Pan, Shengyi
Zhang, Qi
INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS (IMECS 2010), VOLS I-III, 2010, : 1217 - 1221
[7] The 128-bit blockcipher CLEFIA (extended abstract)
Shirai, Taizo
Shibutani, Kyoji
Akishita, Toru
Moriai, Shiho
Iwata, Tetsu
FAST SOFTWARE ENCRYPTION, 2007, 4593 : 181 - +
[8] Efficient and flexible hardware structures of the 128 bit CLEFIA block cipher
Rashidi, Bahram
IET COMPUTERS AND DIGITAL TECHNIQUES, 2020, 14 (02): : 69 - 79
[9] WARP : Revisiting GFN for Lightweight 128-Bit Block Cipher
Banik, Subhadeep
Bao, Zhenzhen
Isobe, Takanori
Kubo, Hiroyasu
Liu, Fukang
Minematsu, Kazuhiko
Sakamoto, Kosei
Shibata, Nao
Shigeri, Maki
SELECTED AREAS IN CRYPTOGRAPHY, 2021, 12804 : 535 - 564
[10] E2 - a new 128-bit block cipher
Kanda, M.
Moriai, S.
Aoki, K.
Ueda, H.
Takashima, Y.
Ohta, K.
Matsumoto, T.
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2000, E83-A (01) : 48 - 59

← 1 2 3 4 5 →