共 50 条
- [2] PIPELINE IMPLEMENTATION OF THE 128-BIT BLOCK CIPHER CLEFIA IN FPGA [J]. FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 373 - 378
- [3] WARP : Revisiting GFN for Lightweight 128-Bit Block Cipher [J]. SELECTED AREAS IN CRYPTOGRAPHY, 2021, 12804 : 535 - 564
- [4] E2 -: A new 128-bit block cipher [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2000, E83A (01): : 48 - 59
- [5] LEA: A 128-Bit Block Cipher for Fast Encryption on Common Processors [J]. INFORMATION SECURITY APPLICATIONS, WISA 2013, 2014, 8267 : 3 - 27
- [6] Hardware design and performance estimation of the 128-bit block cipher CRYPTON [J]. CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS, 1999, 1717 : 49 - 60
- [7] Design of a High Throughput 128-bit AES (Rijndael Block Cipher) [J]. INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS (IMECS 2010), VOLS I-III, 2010, : 1217 - 1221
- [8] Fully Pipelined Hardware Implementation of 128-Bit SEED Block Cipher Algorithm [J]. RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2009, 5453 : 181 - +
- [9] High-performance ASIC implementations of the 128-bit block cipher CLEFIA [J]. PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 2925 - +
- [10] Hardware implementation of 128-bit symmetric cipher seed [J]. PROCEEDINGS OF THE SECOND IEEE ASIA PACIFIC CONFERENCE ON ASICS, 2000, : 183 - 186