Non-enumerative Generation of Path Delay Distributions and Its Application to Critical Path Selection

被引：2

作者：

Somashekar, Ahish Mysore ^{[1
]}

Tragoudas, Spyros ^{[1
]}

Jayabharathi, Rathish ^{[2
]}

Gangadhar, Sreenivas ^{[3
]}

机构：

[1] Southern Illinios Univ, Elect & Comp Engn Dept, 1230 Lincoln Dr, Carbondale, IL 62901 USA

[2] Intel Corp, 1900 Prarie City Rd, Folsom, CA 95630 USA

[3] Intel Corp, 1300 S MoPac Expy, Austin, TX 78746 USA

来源：

ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS | 2016年 / 22卷 / 01期

基金：

美国国家科学基金会;

关键词：

Delay estimation; timing analysis; silicon debug; critical paths; Monte Carlo; zero-suppressed binary decision diagrams (ZBDDs); LONGEST TESTABLE PATHS; TIMING ANALYSIS; FAULTS; IDENTIFICATION;

D O I：

10.1145/2940327

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A Monte Carlo-based approach is proposed capable of identifying in a non-enumerative and scalable manner the distributions that describe the delay of every path in a combinational circuit. Furthermore, a scalable approach to select critical paths from a potentially exponential number of path candidates is presented. Paths and their delay distributions are stored in Zero Suppressed Binary Decision Diagrams. Experimental results on some of the largest ISCAS-89 and ITC-99 benchmarks shows that the proposed method is highly scalable and effective.

引用

页数：21

共 50 条

[1] Non-enumerative path delay fault diagnosis
Padmanaban, S
Tragoudas, S
[J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 322 - 327
[2] Non-Enumerative Correlation-Aware Path Selection
Somashekar, Ahish Mysore
Tragoudas, Spyros
Jayabharathi, Rathish
[J]. 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2015, : 629 - 634
[3] Non-Enumerative Generation of Statistical Path Delays for ATPG
Somashekar, Ahish Mysore
Tragoudas, Spyros
Gangadhar, Sreenivas
Jayabharathi, Rathish
[J]. 2012 IEEE 30TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2012, : 514 - 515
[4] A non-enumerative path delay fault simulator for sequential circuits
Parodi, CG
Agrawal, VD
Bushnell, ML
Wu, SL
[J]. INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 934 - 943
[5] An exact non-enumerative fault simulator for path-delay faults
Gharaybeh, MA
Bushnell, ML
Agrawal, VD
[J]. INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 276 - 285
[6] A Non-Enumerative Technique for Measuring Path Correlation in Digital Circuits
Stelios N. Neophytou
Kyriakos Christou
Maria K. Michael
[J]. Journal of Electronic Testing, 2012, 28 : 843 - 856
[7] A Non-Enumerative Technique for Measuring Path Correlation in Digital Circuits
Neophytou, Stelios N.
Christou, Kyriakos
Michael, Maria K.
[J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2012, 28 (06): : 843 - 856
[8] A critical path selection method for delay testing
Padmanaban, S
Tragoudas, S
[J]. INTERNATIONAL TEST CONFERENCE 2004, PROCEEDINGS, 2004, : 232 - 241
[9] Parameterized critical path selection for delay fault testing
Siebert, Miroslav
Gramatova, Elena
[J]. 2015 IEEE 18TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS 2015), 2015, : 153 - 156
[10] Path Selection for Transition Path Delay Faults
Pomeranz, Irith
Reddy, Sudhakar M.
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (03) : 401 - 409

← 1 2 3 4 5 →