A 32 mW 1.25 GS/s 6b 2b/Step SAR ADC in 0.13 μm CMOS

被引：101

作者：

Cao, Zhiheng ^{[1
]}

Yan, Shouli ^{[2
]}

Li, Yunchu ^{[3
]}

机构：

[1] Qualcomm, San Diego, CA 92121 USA

[2] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA

[3] Analog Devices Inc, Wilmington, MA 01887 USA

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2009年 / 44卷 / 03期

关键词：

Analog-to-digital conversion; CMOS analog integrated circuits; low-power electronics; switched-capacitor circuits;

D O I：

10.1109/JSSC.2008.2012329

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A 1.25 GS/s 6b ADC is implemented in a 0.13 mu m digital CMOS process by time-interleaving two SAR ADCs with 2.5 GHz internal clock frequency that converts 6 bits in 3 cycles. 5.5b ENOB at 1.25 GS/s and 5.8b ENOB at I GS/s are achieved without any off-line calibration, error correction or post processing. The entire ADC consumes 32 mW at 1.25 GS/s including T/H and reference buffers, and occupies 0.09 mm(2).

引用

页码：862 / 873

页数：12

共 50 条

[21] A 7b 1GS/s 7.2mW Nonbinary 2b/cycle SAR ADC with Register-to-DAC Direct Control
Hong, Hyeok-Ki
Kim, Wan
Park, Sun-Jae
Choi, Michael
Park, Ho-Jin
Ryu, Seung-Tak
2012 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2012,
[22] A 3mW 6b 4GS/s Subranging ADC with Adaptive Offset Adjustable-Comparators
Yang, Chung-Ming
Kuo, Tai-Haur
2019 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2019,
[23] A 1.35 GS/s, 10b, 175 mW time-interleaved AD converter in 0.13 μm CMOS
Louwsma, Simon M.
van Tuijl, J. M.
Vertregt, Maarten
Nauta, Bram
2007 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2007, : 62 - 63
[24] A 1-GS/s 6-bit folding and interpolating ADC in 0.13-μm CMOS
Li Lin
Junyan Ren
Kai Zhu
Fan Ye
Analog Integrated Circuits and Signal Processing, 2009, 58 : 71 - 76
[25] A 1-GS/s 6-Bit Two-Channel Two-Step ADC in 0.13-μm CMOS
Chen, Hung-Wei
Chen, I-Ching
Tseng, Huan-Chieh
Chen, Hsin-Shu
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (11) : 3051 - 3059
[26] A 6-Bit, 1.2-GS/s ADC with Wideband THA in 0.13-μm CMOS
Chen, Bo-Wei
Hsien, Szu-Kang
Chiang, Cheng-Shiang
Juang, Kai-Cheung
2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 377 - 380
[27] A 1-GS/s 6-bit folding and interpolating ADC in 0.13-μm CMOS
Lin, Li
Ren, Junyan
Zhu, Kai
Ye, Fan
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2009, 58 (01) : 71 - 76
[28] A 30-mW 8-b 125-MS/s pipelined ADC in 0.13-μm CMOS
Heedley, Perry L.
Dyer, Kenneth C.
Matthews, Thomas W.
Isakanian, Patrick
Thanh, Chuc
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2008, 56 (1-2) : 43 - 51
[29] A 30-mW 8-b 125-MS/s pipelined ADC in 0.13-μm CMOS
Perry L. Heedley
Kenneth C. Dyer
Thomas W. Matthews
Patrick Isakanian
Chuc Thanh
Analog Integrated Circuits and Signal Processing, 2008, 56 : 43 - 51
[30] A 1-GS/s 6-8-b Cryo-CMOS SAR ADC for Quantum Computing
Kiene, Gerd
Overwater, Ramon W. J.
Catania, Alessandro
Sreenivasulu, Aishwarya Gunaputi
Bruschi, Paolo
Charbon, Edoardo
Babaie, Masoud
Sebastiano, Fabio
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2023, 58 (07) : 2016 - 2027

← 1 2 3 4 5 →