Using SAT Solvers to Finding Short Cycles in Cryptographic Algorithms

被引:1
|
作者
Dudzic, Wladyslaw [1 ]
Kanciak, Krzysztof [2 ]
机构
[1] Mil Univ Technol, Warsaw, Poland
[2] Mil Univ Technol, Warsaw, Poland
关键词
NLFSR; short cycles; stream ciphers; Trivium; Bivium; Grain-80; Grain-128;
D O I
10.24425/ijet.2020.131897
中图分类号
TN [电子技术、通信技术];
学科分类号
0809 ;
摘要
A desirable property of iterated cryptographic algorithms, such as stream ciphers or pseudo-random generators, is the lack of short cycles. Many of the previously mentioned algorithms are based on the use of linear feedback shift registers (LFSR) and nonlinear feedback shift registers (NLFSR) and their combination. It is currently known how to construct LFSR to generate a bit sequence with a maximum period, but there is no such knowledge in the case of NLFSR. The latter would be useful in cryptography application (to have a few taps and relatively low algebraic degree). In this article, we propose a simple method based on the generation of algebraic equations to describe iterated cryptographic algorithms and find their solutions using an SAT solver to exclude short cycles in algorithms such as stream ciphers or nonlinear feedback shift register (NLFSR). Thanks to the use of AIG graphs, it is also possible to fully automate our algorithm, and the results of its operation are comparable to the results obtained by manual generation of equations. We present also the results of experiments in which we successfully found short cycles in the NLFSRs used in Grain-80, Grain-128 and Grain-128a stream ciphers and also in stream ciphers Bivium and Trivium (without constants used in the initialization step).
引用
下载
收藏
页码:443 / 448
页数:6
相关论文
共 50 条
  • [41] Automated hardware synthesis from formal specification using SAT solvers
    Greaves, D
    15TH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 2004, : 15 - 20
  • [42] Improving Circuit Size Upper Bounds Using SAT-Solvers
    Kulikov, Alexander S.
    PROCEEDINGS OF THE 2018 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2018, : 305 - 308
  • [43] Finding bugs in an Alpha microprocessor using satisfiability solvers
    Bjesse, P
    Leonard, T
    Mokkedem, A
    COMPUTER AIDED VERIFICATION, PROCEEDINGS, 2001, 2102 : 454 - 464
  • [44] Finding Minimum Locating Arrays Using a SAT Solver
    Konishi, Tatsuya
    Kojima, Hideharu
    Nakagawa, Hiroyuki
    Tsuchiya, Tatsuhiro
    10TH IEEE INTERNATIONAL CONFERENCE ON SOFTWARE TESTING, VERIFICATION AND VALIDATION WORKSHOPS - ICSTW 2017, 2017, : 276 - 277
  • [45] Finding short cycles in embedded graph in polynomial time
    Ren, Han
    Cao, Ni
    FRONTIERS OF MATHEMATICS IN CHINA, 2010, 5 (02) : 319 - 327
  • [46] Finding short cycles in embedded graph in polynomial time
    Han Ren
    Ni Cao
    Frontiers of Mathematics in China, 2010, 5 : 319 - 327
  • [47] Using SAT-Solvers to Compute Inference-Proof Database Instances
    Tadros, Cornelia
    Wiese, Lena
    DATA PRIVACY MANAGEMENT AND AUTONOMOUS SPONTANEOUS SECURITY, 2010, 5939 : 65 - 77
  • [48] A COMPARISON OF 3 ALGORITHMS FOR FINDING FUNDAMENTAL CYCLES IN A DIRECTED GRAPH
    RYAN, DR
    CHEN, S
    NETWORKS, 1981, 11 (01) : 1 - 12
  • [49] FAST PARALLEL ALGORITHMS FOR FINDING HAMILTONIAN PATHS AND CYCLES IN A TOURNAMENT
    SOROKER, D
    JOURNAL OF ALGORITHMS, 1988, 9 (02) : 276 - 286
  • [50] Using SAT Solvers to Reverse-Engineer FSM Models of Digital Devices
    Cherepkov, Danil
    Mamoutova, Olga
    Dojnikov, Anton
    Bolsunovskaya, Marina
    ELECTRONICS, 2023, 12 (22)