A novel SEU tolerant SRAM data cell design

被引：5

作者：

Zhang, Guohe ^{[1
]}

Zeng, Yunlin ^{[1
]}

Liang, Feng ^{[1
]}

Chen, Kebin ^{[2
]}

机构：

[1] Xi An Jiao Tong Univ, Sch Elect & Informat, Xian 710049, Shaanxi, Peoples R China

[2] Xian Commun Inst, Informat Serv Dept, Xian 710106, Shaanxi, Peoples R China

来源：

IEICE ELECTRONICS EXPRESS | 2015年 / 12卷 / 17期

基金：

中国国家自然科学基金;

关键词：

single event upset; radiation-hardened SRAM;

D O I：

10.1587/elex.12.20150504

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An improved SEU tolerant SRAM data cell design is presented here. The cell enhances the capability of SEU tolerance by creating spatial redundancy of data and virtue of latch design. The results show that our proposed design achieves high resilience to SEU and provides a 300 times increase in critical charge compared to standard 6T cell without much degradation in speed and Power dissipation. It shows that our design is very suitable for applying in high-reliability circuit and system design.

引用

页数：6

共 50 条

[31] Anti-SEU design of SRAM based on FinFET process
Zhang, Man
Zhang, Lijun
Zhang, Yiping
2020 16TH INTERNATIONAL WIRELESS COMMUNICATIONS & MOBILE COMPUTING CONFERENCE, IWCMC, 2020, : 878 - 881
[32] Radiation Tolerant SRAM Cell Design in 65nm Technology
Wang, JianAn
Wu, Xue
Tian, Haonan
Li, Lixiang
Shi, Shuting
Chen, Li
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2021, 37 (02): : 255 - 262
[33] Radiation Tolerant SRAM Cell Design in 65nm Technology
JianAn Wang
Xue Wu
Haonan Tian
Lixiang Li
Shuting Shi
Li Chen
Journal of Electronic Testing, 2021, 37 : 255 - 262
[34] SEU SRAM AS A PROCESS MONITOR
BLAES, BR
BUEHLER, MG
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1994, 7 (03) : 319 - 324
[35] An Area Efficient SEU-Tolerant Latch Design
Wang, H. -B.
Bi, J. -S.
Li, M. -L.
Chen, L.
Liu, R.
Li, Y. -Q.
He, A. -L.
Guo, G.
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2014, 61 (06) : 3660 - 3666
[36] Design and Characterization of SEU Hardened Circuits for SRAM-Based FPGA
Li, Tianwen
Liu, Hongjin
Yang, Haigang
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (06) : 1276 - 1283
[37] A NOVEL THREE TRANSISTOR SRAM CELL DESIGN AND ANALYSIS
Srinivasarao, B. N.
Rao, K. Chandrabhushana
JOURNAL OF ENGINEERING SCIENCE AND TECHNOLOGY, 2022, 17 (03): : 2243 - 2253
[38] A Novel SRAM Cell Design Using Reversible Logic
Kumar, S. Dinesh
Mahammad, Noor Sk
2014 3RD INTERNATIONAL CONFERENCE ON ECO-FRIENDLY COMPUTING AND COMMUNICATION SYSTEMS (ICECCS 2014), 2014, : 1 - 4
[39] A low-cost, highly reliable SEU-tolerant SRAM: Prototype and test results
Calin, T
Vargas, F
Nicolaidis, M
Velazco, R
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1995, 42 (06) : 1592 - 1598
[40] Design and Simulation of Fault Tolerant SRAM in Cadence
Ajeru, Sthuthi
Patil, Madhu
Sharma, Chirag
INTERNATIONAL CONFERENCE ON INFORMATICS, CONTROL AND AUTOMATION (ICA 2015), 2015, : 20 - 24

← 1 2 3 4 5 →