A novel SEU tolerant SRAM data cell design

被引：5

作者：

Zhang, Guohe ^{[1
]}

Zeng, Yunlin ^{[1
]}

Liang, Feng ^{[1
]}

Chen, Kebin ^{[2
]}

机构：

[1] Xi An Jiao Tong Univ, Sch Elect & Informat, Xian 710049, Shaanxi, Peoples R China

[2] Xian Commun Inst, Informat Serv Dept, Xian 710106, Shaanxi, Peoples R China

来源：

IEICE ELECTRONICS EXPRESS | 2015年 / 12卷 / 17期

基金：

中国国家自然科学基金;

关键词：

single event upset; radiation-hardened SRAM;

D O I：

10.1587/elex.12.20150504

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An improved SEU tolerant SRAM data cell design is presented here. The cell enhances the capability of SEU tolerance by creating spatial redundancy of data and virtue of latch design. The results show that our proposed design achieves high resilience to SEU and provides a 300 times increase in critical charge compared to standard 6T cell without much degradation in speed and Power dissipation. It shows that our design is very suitable for applying in high-reliability circuit and system design.

引用

页数：6

共 50 条

[21] SRAM Cell Design Using Tri-state Devices for SEU Protection
Shiyanovskii, Yuriy
Wolff, Frank
Papachristou, Chris
2009 15TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, 2009, : 114 - 119
[22] Design of low leakage process tolerant SRAM cell
D. Anitha
K. Manjunathachari
P. Sathish Kumar
G. Prasad
Analog Integrated Circuits and Signal Processing, 2017, 93 : 531 - 538
[23] A Novel Asymmetrical SRAM Cell Tolerant to Soft Errors
Li, Lixiang
Li, Yuanqing
Ma, Yuan
Chen, Li
2015 IEEE 28TH CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2015, : 1403 - 1408
[24] Design of low leakage process tolerant SRAM cell
Anitha, D.
Manjunathachari, K.
Kumar, P. Sathish
Prasad, G.
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2017, 93 (03) : 531 - 538
[25] A NOVEL CMOS SRAM FEEDBACK ELEMENT FOR SEU ENVIRONMENTS
VERGHESE, S
WORTMAN, JJ
KERNS, SE
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1987, 34 (06) : 1641 - 1646
[26] Design of a hybrid non-volatile SRAM cell for concurrent SEU detection and correction
Junsangsri, Pilin
Han, Jie
Lombardi, Fabrizio
INTEGRATION-THE VLSI JOURNAL, 2016, 52 : 156 - 167
[27] SIMULATED SEU HARDENED SCALED CMOS SRAM CELL DESIGN USING GATED RESISTORS
ROCKETT, LR
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1992, 39 (05) : 1532 - 1541
[28] Design, Application, and Verification of the Novel SEU Tolerant Abacus-Type Layouts
Sun, Yi
Li, Zhi
He, Ze
Chi, Yaqing
ELECTRONICS, 2021, 10 (23)
[29] Design of a Novel 12T Radiation Hardened Memory Cell Tolerant to Single Event Upsets (SEU)
Hu, Chunyan
Yue, Suge
Lu, Shijin
2017 2ND IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM), 2017, : 182 - 185
[30] SEU tolerant device, circuit and processor design
Heidergott, W
42nd Design Automation Conference, Proceedings 2005, 2005, : 5 - 10

← 1 2 3 4 5 →